Explain about programmable logic array, Computer Engineering

Assignment Help:

Q. Explain about Programmable Logic Array?

Until now individual gates are considered as fundamental building blocks from that different logic functions can be derived. With the advancement of technology integration achieved by integrated circuit technology has raised resulting in production of one to 10 gates on a single chip (in small scale integration). The gate level designs are created at gate level only however  if design is to be done employing these SSI chips design consideration required to be changed as some of such SSI chips may be used for creating a logic circuit. With VLSI and MSI we can put still more gates on a chip and can make gate interconnections on a chip also. This connection and integration brings benefits of reduced cost and size as well as increased speed. However main drawback faced in these kinds of VLSI & MSI chip is that for every logic function layout of gate and interconnection requires to be designed. Cost involved in making these custom designs is quite high. So came the concept of Programmable Logic Array which is a general purpose chip that can be readily accepted for any particular purpose.

PLA are designed for SOP form of Boolean function and comprises regular arrangements of AND, NOT and OR gate on chip. Every input to chip is passed through a NOT gate so input and its complement are available to every AND gate. Output of every AND gate is made available for every OR gate and output of every OR gate is considered as chip output. By making suitable connections any logic function can be realized in these Programmable Logic Arrays. 

2493_Explain about Programmable Logic Array.png

Figure: Programmable Logic Array

The figure (a) presents a PLA of 3 inputs and 2 outputs. Please consider connectivity points, all these points can be linked if desired. Figure (b) presents an implementation of logic function:

O0 = I0. I1. I2 + I¯0. I¯1. I¯2 and O1 = I¯0. I¯1. I¯2 + I¯0. I¯1 through PLA.


Related Discussions:- Explain about programmable logic array

Control flow diagram, creating a control flow question for atm system

creating a control flow question for atm system

How are standard query operators implemented in linq, Standard Query Operat...

Standard Query Operators are executed as extension methods in .NET Framework. These Standard Query Operators can be used to work with any collection of objects that executes the IE

Web technology, Write short notes on Event Model.

Write short notes on Event Model.

What are the objectives of uml, What are the Objectives of UML tra...

What are the Objectives of UML trace development of UML; recognize and describe notations for object modelling using UML; describe a variety of structural and be

How is the command suppress-dialog useful, How is the command Suppress-Dial...

How is the command Suppress-Dialog useful? Suppressing whole screens is possible using this command.  This command permits us to perform screen processing "in the background".

What is trp, TRP is the number of clock cycles required to terminate access...

TRP is the number of clock cycles required to terminate access to an open row of memory, and open access to the next row. It stand for row precharge time.

Explain the storage class auto, Explain The Storage Class auto The Stor...

Explain The Storage Class auto The Storage Class auto : Variables declared within function bodies are automatic by default. Thus, automatic is the most common of the four stora

Describe loading disk operating system, Q. Describe Loading Disk Operating ...

Q. Describe Loading Disk Operating System? Different version of DOS, such as 2.0, 3.0, 3.2, 4.0, 5.0, 6.0, 6.2, 6.22, 7.0, 7.2 are present. The newer versions have additional

Explain why most interrupts are active low, Explain why most interrupts are...

Explain why most interrupts are active low? This answers why most signals are active low when you see the transistor level of a module, active low implies that the capacitor in

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd