Example of structural hazards - computer architecture, Computer Engineering

Example of Structural hazards - computer architecture:

A machine has shared a single-memory pipeline for instructions and data. As a consequence, when an instruction which contains a data-memory reference (load), it will conflict with the instruction reference for a afterward instruction

(instr 3):

 

2043_Example of Structural hazards.png

 

To overcome from this problem, we stall the pipeline for 1 clock cycle when a data-memory access take place. The effect of the stall is in fact to occupy the resources for that instruction slot. The following table denoted how the stalls are in fact implemented.

 

2063_Example of Structural hazards1.png

 

2333_Example of Structural hazards2.png

Instr 1 suppose not to be data-memory reference (load or store), or else Instr 3 cannot begin execution for the similar reason as shown above.

To make simple the picture it is also commonly exposed like this:

2171_Example of Structural hazards3.png

Introducing stalls reduced performance as we discussed before.  Why, then, would the designer permit structural hazards? There are 2 reasons:

  • To reduce the latency of the unit. The smaller latency comes from the lack of pipeline registers that introduce overhead.
  • To reduce cost. For instance, machines that support an instruction and a cache both access every cycle (to stop the structural hazard of the above instance) need at least twice of the total memory.

 

Posted Date: 10/13/2012 4:21:25 AM | Location : United States







Related Discussions:- Example of structural hazards - computer architecture, Assignment Help, Ask Question on Example of structural hazards - computer architecture, Get Answer, Expert's Help, Example of structural hazards - computer architecture Discussions

Write discussion on Example of structural hazards - computer architecture
Your posts are moderated
Related Questions
Describe about the Digital cameras The microprocessor would be used to control the below functions, for instance: - shutter speed - lens focus - Flash - Aperture (l

How will you form an 8 bit adder using 2 four bit adder IC's 7483? Ans: 4 bit adder IC is IC 7483. This has two four bit data inputs and output carry, 4 bit data output carr

Multi-Threaded Processors In unit 2, we have gone through the use of distributed shared memory in parallel computer architecture. Although the use of distributed shared memory

What is a table pool? A table pool (or pool) is used to join several logical tables in the ABAP/4 Dictionary.  The definition of a pool having of at least two key fields and a

What is divide overflow?  The division operation might result in a quotient with an overflow. Overflow happens when the length of the registers is finite and will not hold a nu

What is Boundary Scan?  Boundary scan is a board level design method that provides test access to the input and output pads of ICs on PCBs. Boundary scan changes the IO circuit

Perceptron training: Here the weights are initially assigned randomly and training examples are needed one after another to tweak the weights in the network. Means all the exa

As in PRAM there was not any direct communication medium between processors so a different model called as interconnection networks have been considered. In the interconnection net

if 2 forces are equal at an angle alpha between them - its resultant R and its direction

In order to get the information kept in a Binary Search Tree in the descending order, one should traverse it in which of the following order?    Right, Root, Left