Digital system, Electrical Engineering

1- Use 4-to-16 decoder and some residue gates to recognize the following functions
F1(A,B,C)= S(1,2,4,5,7)
F2(A,B,C,D)= S(1,2,4,5,7,10,12,14,15)
F3(A,B,C,D,E)= S(1,2,4,5,7,10,12,14,15,19,23,25,27,29,31)



2- Use n 8-to-1 MUX to realize the following function:
F(A,B,C,D,E)= BDE’ + A’BD’ + A’C’D’ + C’DE’




3- Design 3x8 ROM where the following bit patterns are burned into the following consecutive memory locations starting from 0.
10101010
00110011
11110011
11001100
00011100
11100011
01111011
00111110




4- To realize the following functions specify the minimum size of a PAL in terms of required inputs, outputs, and OR gates. Also draw the figure for PAL implementation of these function using minimum size PAL.
F1(A,B,C,D,E)=ACD’ + B’C’E’ +ADE+A’BCD
F2(A,B,C,D)=AC+AC’D+BCD’+A’B’D
F3(A,B,C,D,E)=A’B’C+B’C’+ACD’+BC



5- Design a circuit that accepts two 4-bit numbers A and B. If both numbers are less than 10, then A will be added to as two BCD digits, if at least one the numbers is greater than 9 then A will be added to B as two decimal numbers. The addition must use fast adders. A flag should be turned on to indicate the sum and the carry is in BCD. When flag is off it means that the result is in decimal. You may assume you have 1-bit adders. The LAC will be your responsibility. For comparators, decoders, and multiplexers you may assume you have them in any size as you need size as you need them, Also residue gates are available as you need them.
Posted Date: 12/9/2012 1:02:07 PM | Location : United States







Related Discussions:- Digital system, Assignment Help, Ask Question on Digital system, Get Answer, Expert's Help, Digital system Discussions

Write discussion on Digital system
Your posts are moderated
Related Questions
LIFO (Last In First Out) stack is used in 8085.In this type of Stack the last kept information can be retrieved first.

Define Electric current If an electric pressure or voltage is applied across any material there is a tendency for electrons to move in a certain direction. This movement of fre

draw a graph of V=IR for R=300ohms over the domain -3mA

explain dynamically induced emf and derive expression for it

Q. Explain about For Loop Construct? The loop build causes the for loop to be splitted into portions and portions shared amongst threads in team. The syntax of loop construct

Q. A 345-kV, 60-Hz, three-phase transmission line delivers 600 MVA at 0.866 power factor lagging to a three-phase load connected to its receiving- end terminals. Assuming that the

Calculate the Maximum Power That Transmitted To the Load? A 25 MW load at the 33 kV receiving-end busbar of a short 3-phase transmission line has a power factor of 0.8 lagging.

For Parity Flag  CPRE (Call  on parity even) and CPO (Call or parity  Odd) Instruction CPE calls the subroutine  from the  specified  memory  location if parity  flag is

operation and application of Class AB amplifiers

Discuss description of insulating materials on the basis of physical and chemical structure Insulating materials, on the basis of their physical and chemical structure may be d