Design a circuit using op-amp amplifier, Electrical Engineering

Design a circuit using op-amp that will reject the 60kHz power line noise and also reject high signal frequency above 800Khz. The stop-band width around the 60kHz centre frequency is 10kHz. Use a cascade of 1st order high pass and 1st order low pass filter to implement this circuit.  The voltage gain at passband frequencies is 10.

i) Explain briefly how the circuit works. Show all calculations steps and assumption made in your circuit design

ii) Show the circuit schematic with all the resistor and capacitor values labelled.

iii) Perform AC analysis on the circuit and obtain the bode diagram. The bode diagram should shows the voltage gain (Vout / Vin) in dB vs the signal frequency. Identify the -3dB cut-off frequency fL and fH from the plot. From the graph, estimate the roll-off rate. Based on the simulation result, comment on the performance of the filter. Does it meet the design requirement?

iv) List all components used together with its product code and price. Information on practical components should be obtained from Analog Devices, Farnell and RS website.

Posted Date: 3/1/2013 1:38:35 AM | Location : United States







Related Discussions:- Design a circuit using op-amp amplifier, Assignment Help, Ask Question on Design a circuit using op-amp amplifier, Get Answer, Expert's Help, Design a circuit using op-amp amplifier Discussions

Write discussion on Design a circuit using op-amp amplifier
Your posts are moderated
Related Questions
MODULE 2 EXERCISE: OP-AMP CONFIGURATION

Compute the efficiency of the transformer of Example corresponding to (a) full load, 0.8 power factor lagging, and (b) one-half load, 0.6 power factor lagging, given that the input

Q. For the circuit shown in Figure, obtain: (a) z-and y-parameters; (b) Transfer function I 2 /I 1 when V 2 = 0.

If an FM signal is given by s FM (t) = 100 cos [2πf c t +100 m(τ ) dτ ] and m(t) is given in figure, sketch the instantaneous frequency as a function of time and determine the pea

For a helical antenna, the half-power beamwidth and directive gain are given by where C = πD, N = L/S, and S = C tan α,in which α is called the pitch angle, and The

How to plot output power Vs load resistor graph using PSpice softwaer for half wave rectifier circuit

the question how you will hire me

Two identical three-phase, 33-kV, wye connected, synchronous generators operating in parallel share equally a total load of 12 MW at 0.8 lagging power factor. The synchronous react

On which principle the generator works?

Example of clamper circuits: Example of clamper circuits are as follow Voltage multiplier circuit: voltage circuit is employed to maintain a relatively low transformer pe