Delay time - power semiconductor devices , Electrical Engineering

Delay time ( td)

Initially a thyristor  remains  in forward  blocking  stat when  anode to cathode forward  voltage  is applied  and gate  to cathode circuit is opened. As the gate to cathode voltage  is applied  a small forward  leakage  current flows. Delay time is the time during  which anode  current  rises  form forward  leakage current  to 10% of Ia  when gate  current is  reached 90% of Ig where Ia  and Ig  are the final  value  of anode  and gate  current  respectively. As the anode  voltage falls  from  Va to 90%  of Va where Va is the initial  value of anode  voltage.

Since  the gate  current  has non  uniform  distribution of current  density over the cathode  surface Ig is much  higher  near the gate and its value  decreases rapidly as the  distance from the  increases.

Posted Date: 4/2/2013 3:41:23 AM | Location : United States







Related Discussions:- Delay time - power semiconductor devices , Assignment Help, Ask Question on Delay time - power semiconductor devices , Get Answer, Expert's Help, Delay time - power semiconductor devices Discussions

Write discussion on Delay time - power semiconductor devices
Your posts are moderated
Related Questions
Qestions: a)  Draw the approximate equivalent circuit for a single phase power transformer. Identify all circuit elements and briefly explain their physical relevance. b)  S

Q. What are the applications of a R-C coupled amplifier. The R-C coupled amplifiers have excellent audio fidelity over a wide range of frequency. Therefore, they are widely use

Temperature Triggering At high temperature the leakage current  of junction J 2 increases. This leakage  current is collector  current of tr 1 and Tr 2 . So rise in temperat

why the primary bushing of 7970/13.8 distribution transformer blown up when connected wye on a 13.8 kv source?

Discuss the DWORD assembler directive with example. DWORD: This defines word type variable. The described variable may have one or more initial values into the dire

Q. J and K are the external inputs to the JKFF shown in Figure. Note that gates 1 and 2 are enabled only when the clock pulse is high. Consider the four cases of operation and expl

what''s robust?

Explain Dual Slope ADCs Dual slope ADCs make use of a capacitor connected to a reference voltage. The capacitor voltage begins at zero and is charged for a set time through the

1. Introduction : Theory: Frequency is the number of occurrences of a repeating event per unit time. It can also be defined as the number of repetitions (cycles) of a w

(a) Describe why ordinary junction transistor is known as bipolar. (b) Describe working of NPN transistor as common Base configuration. Describe working of NPN transistor in