Comparison between 8086 and 8088, Assembly Language

Comparison between 8086 and 8088

All the changes in 8088 above 8086 are indirectly or directly related to the 8-bit, 8085 compatible data and control bus interface.

1) The predecoded code queue length is reduced to 4 bytes in 8088, whereas the 8086 queue have 6 bytes. This was done to get ride from the unnecessary prefetch operations and optimize the use of the bus by BIU when prefetching the instructions.

2) The 8088 bus interface unit will fetch a byte from memory to load the queue each time, if at least one byte is free. In case of 8086, at least two bytes should be free for the next fetch operation.

3) The whole execution time of the instructions in 8088 is affected by the 8-bit external data bus. Now all the16-bit operations require additional 4 clock cycles. The CPU speed is also restricted by the speed of instruction fetches.

 

The pin assignments  of both the CPUs are closely identical, however, they have the following functional changes.

1.) A8-A15 already latched, every time valid address bus.

2. ) BHE has no meaning as the data bus is only of 8-bits.

3.) SS0 provides the S0 status information in  theminimum mode.

4.) IO/M has been inverted to be compatible with 8085 bus structure

 

Posted Date: 10/10/2012 4:04:01 AM | Location : United States







Related Discussions:- Comparison between 8086 and 8088, Assignment Help, Ask Question on Comparison between 8086 and 8088, Get Answer, Expert's Help, Comparison between 8086 and 8088 Discussions

Write discussion on Comparison between 8086 and 8088
Your posts are moderated
Related Questions
segmentation and overlapping in assemble language


ADC: Add with Carry:- This instruction performs the similar operation a like ADD instruction, but adds the carry flag bit (which might be set as a result of the previous calculatio

I NEED PROJECT OF COFE SHOP

The Intel Processors :         The Intel Corporation is the biggest manufacturer  of microchips  in the world,  in addition  to being  the leading provider of chips for PCs. I

OR: Logical OR: The OR instruction carries out the OR operation in the similar way as described in case of the AND operation. The restriction on source and destination operands ar

Interrupt Priority Management The interrupt priority management logic indicated in given figure can be implemented in several ways. It does not required to be present in system

Linking a program The DOS linking program LINK.EXE links the different object modules of function library routines and source program to produce an integrated executable code o

8088  Timing System Diagram The 8088 address/data  bus is divided  in 3 parts (a) the lower 8 address/data  bits, (b) the middle 8 address bits, and (c) the upper 4 status/

Explain the basic method for implementing paging