Zero address instruction format, Computer Engineering

Assignment Help:

Zero address instruction format is used for

 (A) RISC architecture.     

(B) CISC architecture.

 (C) Von-Neuman architecture. 

 (D) Stack-organized architecture.

  In stack organized architecture push and pop instruction is requires a address field to specify the location of data for pushing into the stack and destination location during pop operation but for logic and arithmetic operation the instruction does not require any address field as it operates on the top two data available in the stack.

 


Related Discussions:- Zero address instruction format

Canonical genetic algorithm - mating, Canonical genetic algorithm - Mating:...

Canonical genetic algorithm - Mating: In such a scenario this continues until the number of offspring that is produced is the required number. Further this required number is

Explain about shared features of olap, Shared executes most of the security...

Shared executes most of the security features into OLAP. If multiple accesses are needed admin can make essential changes. The default security level for all OLAP products is read

Define bus, Define bus A group of lines that serves as a connecting pat...

Define bus A group of lines that serves as a connecting path for various devices is known as a bus.

Find the complement of following functions, Q. Find the complement of follo...

Q. Find the complement of following functions and reduce to minimum literals 1. (A+C+D) (A+C+D') (A+C'+D)(A+D') 2. ABC(ABC' + AB'C + A'BC) 3. AB + AB' + A'C +A'C'

Explain in details the various standard i/o interfaces, Explain in details ...

Explain in details the various standard I/O interfaces. The various standard I/O interfaces are:  1. The Peripheral component interconnect(PCI) bus is a standard that suppor

Translator for low level programming language, Translator for low level pro...

Translator for low level programming language were called as    Assembler

How many and gates are required to realize Y = CD+EF+G, How many AND gates ...

How many AND gates are required to realize Y = CD+EF+G ? Ans. Y = CD + EF + G for realize this two AND gates are needed (for CD and EF).

Explain cocomo model, A COCOMO model is :- COCOMO:- Constructive Cost Es...

A COCOMO model is :- COCOMO:- Constructive Cost Estimation Model.

What are the basic components of dialog program, What are the basic compone...

What are the basic components of dialog program? Screens (Dynpros) Every dialog in an SAP system is controlled by dynpros. A dynpros having of a screen And its flow log

Speed up factor, Remember, the value of α is between 0 and 1. Now, let us p...

Remember, the value of α is between 0 and 1. Now, let us put some values of α and compute the speed up factor for increasing values of number of processors.  We get that the S(N) k

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd