Zero address instruction format, Computer Engineering

Assignment Help:

Zero address instruction format is used for

(A) RISC architecture.

(B) CISC architecture.

(D) Stack-organized architecture.

In stack organized architecture push and pop instruction is requires a address field to specify the location of data for pushing into the stack and destination location during pop operation but for logic and arithmetic operation the instruction does not require any address field as it operates on the top two data available in the stack.

Related Discussions:- Zero address instruction format

Algorithm to insert a key in b-tree, Algorithm to insert a key in B-tree is...

Algorithm to insert a key in B-tree is as follows: 1. First search is completed for the place where the new record must be put. As the keys are inserted, they are sorted into

Classification of parallel computers , Classification Of Parallel Computer...

Classification Of Parallel Computers Introduction Parallel computers are those that underline the parallel processing among the operations in some way. In the last unit,

What is knowledge representation and reasoning, Artificial Intelligence Kno...

Artificial Intelligence Knowledge show (KR) is an area of artificial intelligence research aimed at showing knowledge in symbols to facilitate inferrencing from those knowledge ele

H parametre of BJ at low frequency, explain please

explain please

What is referred as memory mapped i/o, What is referred as memory mapped I/...

What is referred as memory mapped I/O. The case in computers that employ only set of read and write signals and do not differentiate between memory and I/O address. This is kno

Determine about the programmable read only memory, Programmable read only m...

Programmable read only memory (PROM) A PROM is a memory chip on which data can be written only one time. Once a program has been written onto a PROM, it's permanent. Unlike RAM

Find out the correction to be applied in decimal adder, The correction to b...

The correction to be applied in decimal adder to the generated sum is ? Ans. 00110 is the generated sum when the correction to be applied in decimal adder. While the 4 bit su

#title pc system archetecture, what is memory paging

what is memory paging

Explain about butterfly permutation, Q. Explain about Butterfly permutation...

Q. Explain about Butterfly permutation? Butterfly permutation: This kind of permutation is attained by interchanging the most significant bit in address with least significant

Pythagorean theorem, if the 6 is a and the b is 3 what is the c ?

if the 6 is a and the b is 3 what is the c ?

Write Your Message!

Name

Email id

Message

Verfication Code

User Account

All Pages