Write-allocate and no-write-allocate policy in a cache, Computer Engineering

Assignment Help:

(a) How does a data cache take advantage of spatial locality? Give an suitable example.

(b) What are the basic differences between a write-allocate and no-write-allocate policy in a cache?

(c) With the help of a fully labeled diagram, distinguish between direct and related mapping in cache memory?

(d) One example of a semiconductor memory is the DRAM

(i) Describe why a 16 Mbit DRAM chip is better being organised as compared a (2048 x 2048) x 4-bit array instead of 1M of 16 bit words.

(ii) Show a typical block diagram of the array, showing the row and column buffer blocks, refresh circuitry amongst others.

(iii) Approximately how many transistors and capacitors are required to construct a 4 MB DRAM?

(e) Describe two reasons why SRAM could be better than DRAM.

(f) Briefly explain how a multiple platter hard disk works.


Related Discussions:- Write-allocate and no-write-allocate policy in a cache

Object oriented and structured oriented programming, What is the difference...

What is the difference among object oriented and structured oriented programming? Ans) ? Object Oriented means programme will be there in terms of Class and Object connection w

Differentiate between static and dynamic memory, Differentiate between stat...

Differentiate between static and dynamic memory? The static RAM is simpler to use and has shorter read and write cycles. One of the main applications of static RAM is in execut

What is testing, What is testing? List its types. Testing ensures that ...

What is testing? List its types. Testing ensures that the application is suitable for actual use and that it truthfully satisfies the requirements. Types are: Unit te

What is matrix addressing mode, What is Matrix Addressing Mode. Ans. M...

What is Matrix Addressing Mode. Ans. Matrix Addressing Mode: The arrangement which needs the fewest address lines is a square array of n rows and n columns for a whole memory

Mips - computer architecture, MIPS - computer architecture: The MIPS ...

MIPS - computer architecture: The MIPS ISA, so far 3 instruction formats Fixed 32-bit instruction 3-operand, load-store architecture 32 general-purpose register

Define switching element for two stage non-blocking network, A two stage no...

A two stage non-blocking network requires twice the number of switching elements as the single stage non-blocking network. It is true or false. Ans: It is true that a two st

What do you call an event and when do you call an assertion, What do you ca...

What do you call an event and when do you call an assertion? Assertion based Verification Tools, checks whether a statement holds a explained  property or not, while, Event bas

Operation research, how to implement a modified distribution method using c...

how to implement a modified distribution method using c/c++

What is a priority interrupt, What is a Priority Interrupt? A priority ...

What is a Priority Interrupt? A priority interrupt is an interrupt that establishes a priority over the various sources to determine which condition is to be serviced first whe

Illustration of cache size of a system, Q. Illustration of cache size of a ...

Q. Illustration of cache size of a system? Cache Size: Cache memory is very costly as compared to main memory and therefore its size is generally kept very small.  It has bee

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd