Write a verilog code for synchronous and asynchronous reset, Computer Engineering

Assignment Help:

Write a Verilog code for synchronous and asynchronous reset?

Synchronous reset, synchronous means clock dependent so reset must not be present in sensitivity disk eg:

always @ (posedge clk )

begin if (reset)

. . . end

Asynchronous means clock independent so reset must be present in sensitivity list.

Always @(posedge clock or posedge reset)

begin

if (reset)

. . . end

Related Discussions:- Write a verilog code for synchronous and asynchronous reset

Bit manipulation techniques and mathematical functions, Within micro contro...

Within micro controller's software, it is very useful to be able to manipulate binary bits i.e. from ports etc. The ALU has command to shift data, rotate data, compare data, set/cl

Data packet from one network to another, A device that forwards data packet...

A device that forwards data packet from one network to another is known as a Switch device.

Software engineering, how many errors will be left after defect amplificat...

how many errors will be left after defect amplification and removal method on the following data design=40 analysis=30 maintenance=20 testing 35 coding 25 take 75% removal efficie

Explain grade of service with reference to telephone traffic, With referenc...

With reference to telephone traffic, explain the terms GOS. GOS: in loss systems, the traffic carried through the network is usually lower than the actual traffic offered to

Color scheme in a repeater control, How can you provide an alternating colo...

How can you provide an alternating color scheme in a Repeater control? AlternatingItemTemplate Like the ItemTemplate element, but rendered for every otherrow (alternating item

Amdahl law to measure speed up performance, Q. Amdahl Law to measure speed ...

Q. Amdahl Law to measure speed up performance? Remember that speed up factor assists us in knowing relative gain attained in shifting execution of a task from sequential comput

Name various work processes of r/3 system, Name various work processes of R...

Name various work processes of R/3 system? A) Dialog or Online (processes only one request at a time). B) Background (Started at a specific time) C) Update (primary or se

Hardware design of a typical system, Motorola 68HC11 series is a family of ...

Motorola 68HC11 series is a family of micro controllers , each device contains slightly different functional blocks , however they are all based around the same microprocessor nam

Basic working of network layer, Q. Basic working of Network layer? Net...

Q. Basic working of Network layer? Network layer: Network layer is responsible for routing a packet within the subnet that is, from source to destination nodes across numerou

Draw the logic circuit of a 3 line to 8 line decoder, What is a decoder? Dr...

What is a decoder? Draw the logic circuit of a 3 line to 8 line decoder and explain its working. Ans. Decoder: it is a combinational logic circuit which converts Binary words

Write Your Message!

Name

Email id

Message

Verfication Code

User Account

All Pages