Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Q. Why are high-speed memories required? Is the main memory not a high-speed memory?
The answer to second question is absolutely 'No' though why so? Then if memories are slower then how slow are they? On an average it has been found that operating speed of main memories lack by a factor of 5 to 10 than the speed of processors (like CPU or Input / Output Processors).
Additionally every instruction needs numerous memory accesses (it may range from 2 to 7 or even more sometimes). If an instruction needs even 2 memory accesses even then nearly 80% of time of executing an expression, processors waits for memory access.
The main question is what can we do to increase this processor-memory interface bandwidth? There are four potential answers to the question which are:
a) Reduce memory access time; use a faster though costly technology for main memory.
b) Access more words in a single memory access cycle which is in place of accessing one word from memory in a memory access cycle access more words.
c) Insert a high-speed memory called as Cache between processor and main memory.
d) Use associative addressing in place of random access.
Common channel signalling in SS7 is (A) out band control channel. (B) In band control channel. (C) Speech control channel. (D) None of the above. Ans:
Register-to-Register Architecture : In this organization, results and operands are accessed not directly from the main memory by the scalar or vector registers. The vectors which a
Determine the Example - "fork-join" module initial_fork_join(); reg clk,reset,enable,data; initial begin $monitor("‰g clk=‰b reset=‰b enable=‰b data=‰b", $time, cl
Performance and Issues in Pipelining Throughput: Throughput of a pipeline can be defined as the number of results that have been getting per unit time. It can be denoted as:
Q. Illustrate about Direct Addressing mode? In this technique operand field of instruction specifies direct address of intended operand for example if instruction LOAD 500 uses
Define synchronous bus. Synchronous buses are the ones in which every item is transferred during a time slot(clock cycle) known to both the source and destination units. Synchr
What is Hamiltonian path? A Hamiltonian path in a directed graph G is a directed path that goes through every node exactly once. We consider a special case of this problem whe
Explain the following design parameters S, SC, TC, C, CCI, EUF, K, T S The various terms are given below: S: Total number of switching components A good design sh
What are the differences between struts and units? A warm up question. Units are static objects that exist from the start of the simulation right up to its end, whereas struts
Q. Explain the typical organization of a computer? There are two principal components: hardware and software. The former refers to physical components such as memory unit (MU),
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd