How do you control instructions like branch, cause problems in a pipelined processor?

Pipelined processor gives the best throughput for sequenced line instruction. In branch instruction, as it has to calculate the target address, whether the instruction jump from one memory location to other. In the mean time, before calculating the larger, the next sequence instructions are got into the pipelines, which are rolled back when target is calculated.