What is the difference between in two lines of verilog code, Computer Engineering

Assignment Help:

What is the difference between the following two lines of Verilog code?

#5 a = b; a = #5 b;

#5 a = b; Wait five time units before doing the action for "a = b;". Value assigned to a will be the value of b 5 time units hence.

a = #5 b;  Value of b is calculated and stored in an internal temp register. After five time units, assign this stored value to a.

 


Related Discussions:- What is the difference between in two lines of verilog code

Adding momentum - sigmoid units, Adding Momentum - Sigmoid units: Howe...

Adding Momentum - Sigmoid units: However imagine a ball rolling down a hill as it does so then it gains momentum in which its speed increases and it becomes more difficult to

How e-commerce works for the shop owner, E-commerce is working in tandem wi...

E-commerce is working in tandem with the real shop and if all the products are online running the e-commerce shop is becoming simpler. Owner log in on the special admin side of the

Decision table, Write a decision table that specifies the rules for the gam...

Write a decision table that specifies the rules for the game of checkers

Communications between the user and the server, Communications between the ...

Communications between the user and the server A significant enhancement was achieved when communications between the user and the server was sent in encrypted form and later

Classification of digital computer, CLASSIFICATION  OF DIGITAL COMPUTER ...

CLASSIFICATION  OF DIGITAL COMPUTER Computer are classified under a number of factors.Some people classify them according to their processing speed.main memory,technology used

Full resolution rule - artificial intelligence, Full Resolution Rule - Arti...

Full Resolution Rule - Artificial intelligence: Now that we know about unification, we can correctly describe the complete edition of resolution: p1  ∨ ...  ∨ pj  ∨ ...  ∨ p

What is master clock signal in control unit, Q. What is Master Clock Signal...

Q. What is Master Clock Signal in Control Unit? The Master Clock Signal: This signal causes micro-operations to be executed in a square. In a single clock cycle either a single

Two independent mechanisms for controlling interrupt request, What are the ...

What are the two independent mechanisms for controlling interrupt request? At the device end, an interrupt enable bit in a control register verifies whether the device is permi

What is the purpose of dotnet, What is the purpose of DOTNET? Dot Net I...

What is the purpose of DOTNET? Dot Net Is a collection of products like C#, ASp.Net, Vb.Net, XML. The purpose of .Net is that we can simply upgrade and degrade our programs whi

Final implementation of object oriented modelling, Final Implementation of ...

Final Implementation of Object oriented modelling Final Implementation: At this phase, the final execution of classes and  relationships developed while object design takes

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd