What is meant by inferring latches, how to avoid it, Computer Engineering

Assignment Help:

What is meant by inferring latches, how to avoid it?

Consider the following:

always @(s1 or s0 or i0 or i1 or i2 or i3)

case ({s1, s0})

2'd0: out = i0;

2'd1: out = i1;

2'd2: out = i2;

endcase

In a case statement if all possible combinations aren't compared and default is also not specified like in instance above a latch will be inferred, a latch is inferred since to reproduce the previous value when unknown branch is specified.

For illustration in above case if {s1, s0}=3, the previous stored value is reproduced for this storing a latch is inferred.

The same may be observed in IF statement in case an ELSE IF is not specified.

To  avoid  inferring  latches  make  sure  that  all  cases  are  mentioned  if  not  default  condition  is provided.

 


Related Discussions:- What is meant by inferring latches, how to avoid it

Scoreboards- constrained-random verification methodology, Scoreboards- Cons...

Scoreboards- Constrained-Random Verification Methodology Scoreboards are used to verify that data has successfully reached its destination whereas monitors snoop the interfaces

Programming in c, Write a program to find the area under the curve y = f(x)...

Write a program to find the area under the curve y = f(x) between x = a and x = b, integrate y = f(x) between the limits of a and b. The area under a curve between two points can b

Explain error detection and correction codes, Q. Explain Error Detection an...

Q. Explain Error Detection and Correction Codes? Before we wind up data representation in reference of today's computers one should determine about code that helps in correctio

Explain the general model for the translation process, Write down the gener...

Write down the general model for the translation process. For the translation process the general model can be represented as given here:

Determine the bandwidth required for transmission, A PCM system uses 8 bits...

A PCM system uses 8 bits per sample and the analog signal is limited to 4.3 kHz. The PCM data is transmitted using (a) BFSK and (b) ASK. Determine the bandwidth required for transm

Engineering and managerial economics, write a short note on good blend of e...

write a short note on good blend of engineering and managerial economics

What interface is extended by awt event listeners, All AWT event listeners ...

All AWT event listeners expand the java.util.EventListener interface.

What is the resolution of this DAC, A 5-bit DAC produces an output voltage ...

A 5-bit DAC produces an output voltage of 0.2V for a digital input of 00001. Find the value of the output voltage for an input of 11111. What is the resolution of this DAC? Ans

Explain in brief about the insert operation, INSERT OPERATION The inser...

INSERT OPERATION The insert operation inserts a new value into a set of bits. This is done by first masking bits and then O ring them with required value. For illustration, sup

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd