Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
What is FIFO?
FIFO is used as buffering element or queuing element into the system that is by common sense, is needed only while you slow at reading than the write operation. Therefore size of the FIFO fundamentally implies the amount of data needed to buffer that depends upon data rate at that data is written and the data rate at that data is read. Data rate varies statistically into the system majorly depending onto the load in the system. Therefore to acquire safer FIFO size we require considering the worst case scenario for the data transfer across the FIFO under concerning. For worst scenario case, difference between the data rate between write and read must be maximised. Therefore, for write operation maximum data rate must be considered and for read operation minimum data rate must be considered. Therefore in the question itself, data rate of read operation is specified through the number of idle cycles and for write operation, maximum data rate must be considered along with no idle cycle.
Therefore for write operation, we require to know Data rate = Number of data * rate of clock. There writing side is the source and reading side turns into sinking, data rate of reading side depends onto the writing side data rate and its own reading rate that is Frd/Idle_cycle_rd. In order to identify the data rate of write operation, we require knowing Number of data into a Burst that we have assumed to be B. Therefore following up along with the equation as described below as: Fifo size = Size to be buffered that is implies B - B * Frd / (Fwr* Idle_cycle_rd _rd ).
Now we have not considered the synchronizing latency when Write and Read clocks are Asynchronous. Superior the Synchronizing latency, higher the FIFO size need to buffer more additional data written.
Q. Describe the basic aspects of ENIAC? The main aspects of ENIAC can be summarized as: ENIAC was a general purpose-computing machine in that vacuum tube technology was
The capacity of 2K × 16 PROM is to be expanded to 16 K × 16. Find the number of PROM chips required and the number of address lines in the expanded memory. Ans. Capacity requi
What are the risks by customer's perspective in Electronic Payment Systems? Risks within Electronic Payment Systems: Through the customer's perspective are as follows:
What is swapping? A process can be swapped out temporarily of memory to a backing store and after that brought back in memory for execution as continued.
What are SIMM and DIMM? SIMM are Single In-Line Memory Module. DIMM is Dual In-Line Memory Modules. Such modules are an assembly of various memory chips on a separate small boa
The data bus is Bi-directional because the similar bus is used for transfer of data among Micro Processor and memory or input / output devices in both the direction.
Basics of Caches: "The caches are situated on basis of blocks, the shortest amount of data which may be copied between 2 adjacent levels at a time. "If requested data by th
What is the difference between char a[] = "string"; and char *p = "string";? Ans) In the first case 6 bytes are assigned to the variable a which is fixed, where as in the secon
What are the Input devices Various devices are available for data input on graphics workstations. Most systems have a keyboard and one or more additional devices specially desi
What are the Structural Notations These notations comprise static elements of a model. They are considered as nouns of UML model that could be conceptual or physical. Their ele
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd