Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
What is FIFO?
FIFO is used as buffering element or queuing element into the system that is by common sense, is needed only while you slow at reading than the write operation. Therefore size of the FIFO fundamentally implies the amount of data needed to buffer that depends upon data rate at that data is written and the data rate at that data is read. Data rate varies statistically into the system majorly depending onto the load in the system. Therefore to acquire safer FIFO size we require considering the worst case scenario for the data transfer across the FIFO under concerning. For worst scenario case, difference between the data rate between write and read must be maximised. Therefore, for write operation maximum data rate must be considered and for read operation minimum data rate must be considered. Therefore in the question itself, data rate of read operation is specified through the number of idle cycles and for write operation, maximum data rate must be considered along with no idle cycle.
Therefore for write operation, we require to know Data rate = Number of data * rate of clock. There writing side is the source and reading side turns into sinking, data rate of reading side depends onto the writing side data rate and its own reading rate that is Frd/Idle_cycle_rd. In order to identify the data rate of write operation, we require knowing Number of data into a Burst that we have assumed to be B. Therefore following up along with the equation as described below as: Fifo size = Size to be buffered that is implies B - B * Frd / (Fwr* Idle_cycle_rd _rd ).
Now we have not considered the synchronizing latency when Write and Read clocks are Asynchronous. Superior the Synchronizing latency, higher the FIFO size need to buffer more additional data written.
Q. Instruction set for IA - 64 architecture? Instruction set: Architecture gives instructions for multimedia operations as well as floating point operations. Itanium supports
Q. Returns information about present virtual machine? int pvm_parent( void ) Returns the tid of process which spawned the calling process. int pvm_tidtohost(
Q. Feature of micro-instruction execution? Feature of micro-instruction execution is micro-instruction sequencing which involves address calculation of next micro-instruction.
In Windows, Thread is a unit of implementation. Process is the environment in which thread implements. Scheduler, schedules the Threads not the process. In Unix variants, Thread is
What is chattering as applied to mechanical switches used in digital systems and why do they occur? What is its effect on the functioning of a sequential circuit? Ans Chat
A two stage non-blocking network requires twice the number of switching elements as the single stage non-blocking network. It is true or false. Ans: It is true that a two st
Explain the working of light pens Light pens still exist, but due to several disadvantages they are not as popular as other input devices that have been developed. For example,
Determine about the three-state gate A three-state gate is a digital circuit which shows three states. Two of them are equivalent to logic 1 and 0. The third one is a high im
Q. Ready and Standard mode for point-to-point message passing? Ready mode: Transmitting can be started only if matching receive has already been initiated. Standard mode: M
Difference between Paperbase and computer base system?
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd