What is a darlington pair, Electrical Engineering

Assignment Help:

Q. What is a darlington pair?

                            The Darlington circuit consists of two cascaded emitter followers with infinite emitter resistance in the first stage.here the two transistor form a composite pair, input impedance of the second transistor consisting of the emitter load resistance of the first transistor.

· Darlington emitter follower has high input impedance than the single stage emitter follower.

· Its voltage gain is less close to unity than a single stage emitter follower.

· The output impedance of a darlington circuit may be greater than or less than that of a single transistor emitter follower, depending upon the value of resistance.

· Major drawback of Darlington transistor pair is that the leakage current of the first transistor is amplified by the second; hence the overall leakage current is high. A Darlington pair is two transistors connected together to give a very high current gain. In addition to standard (bipolar junction) transistors, there are field-effect transistors which are usually referred to as FETs.

1806_What is a darlington pair.png

 

The emitter current of Tr1 is the base current of Tr2.

A change in base current of Tr1 can give a change 100 times larger in its emitter current. A change in the base current of Tr2 has a similar effect on its emitter current. Therefore there is an overall amplification of 100 x 100 = 10000 times. This circuit is sometimes called the Super Alpha Pair. It is often used as a power output stage.


Related Discussions:- What is a darlington pair

Use of monitoring and control in nuclear and chemical plants, Use of Monito...

Use of Monitoring and control in nuclear and chemical plants In nuclear and chemical plants, there is generally a combination of control and monitoring taking place. Informatio

Determine the value of sr flip-flop, The inputs to an SRFF are shown in Fig...

The inputs to an SRFF are shown in Figure. Determine the value of Q at times t 1 , t 2 , and t 3 .

Draw the timing diagram for the first input pulses, Given the block diagram...

Given the block diagram of a synchronous counter shown in Figure (a), draw the timing diagram for the first input pulses, with Q 1 , Q 2 , and Q 3 initially at 0.

P-N junction, Explain how a p-n junction functions as a rectifier

Explain how a p-n junction functions as a rectifier

Loss reduction and efficiency of electrical energy, Loss Reduction and Effi...

Loss Reduction and Efficiency Improvement of Electrical Energy 1. There are inherent losses in Transmission and Distribution of electrical energy from Generating station

Forth generation, Forth Generation VLSI  technology  of IC made it poss...

Forth Generation VLSI  technology  of IC made it possible  to design the  complete  circuit  of ALU  Arithmetic  logic unit and cu ( Control Unit ) within  single  chip  which

Evaluate parameters of a bjt, Q. The parameters of a BJT are given by α = 0...

Q. The parameters of a BJT are given by α = 0.98, I CBO = 90 nA, and i C = 7.5 mA. Find β, iB, and iE.

Merits and demerits of fixed bias with emitter resistor, Merits: The ci...

Merits: The circuit has the trend to stabilize operating point against changes in temperature and β-value. Demerits: In this type of circuit, to keep I C  independent o

Discuss one application of 8254 programmable interval timer, Discuss any on...

Discuss any one application of 8254 Programmable Interval Timer in detail. Mode1 causes the counter to treat as a retriggerable monostable multivibrator one shot. The G inpu

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd