Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Q. What do you mean by Decoders?
Decoder transforms one kind of coded information to other form. A decoder has n inputs and one enable line (sort of selection line) and 2n output lines. Let's see an example of 3:8 decoder that decodes a 3 bit information and there is just one output line that gets value 1 or in other words out of 23 = 8 lines just 1 output line is selected. So depending on selected output line information of 3 bits can be identified or decoded.
Figure: 3×8 decoder
Please be certain while constructing logic figure wherever values in the truth table are appearing as zero in input and one in output the input must be fed in complemented form for example first 4 entries of truth table comprises 0 in I0 position and therefore I0 value 0 is passed by a NOT gate and fed to AND gates 'a', 'b', 'c' and'd' that implies that these gates shall be triggered/selected only if I0 is 0. If I0 value is 1 then not any of the top 4 AND gates can be selected. Similar kind of logic is valid for I1. Please note output line selected is named 000 or 010 or 111 etc. Output value of only one of lines would be 1. These 000, 010 denotes the label and imply that if you have these I0 I1 I2 input values labelled line would be activated for the output. Enable line is a good resource for joining two 3×8 decoders to make one 4×16 decoder.
What is an interface and what is an abstract class? Please, expand by examples of using both. Explain why. In a interface class, all methods are abstract without execution w
Q. (192.8)10 - (AE.E)16 = (X)8, Find value of x. Use 8's complement method. Q. Write first 10 numbers in the base 4. Q. Explain Error-Detection code & Error-correction code w
Scoreboards- Constrained-Random Verification Methodology Scoreboards are used to verify that data has successfully reached its destination whereas monitors snoop the interfaces
Memory-to-Memory Architecture : The pipelines can access vector operands, intermediate and final results directly in the main memory. This needs the higher memory bandwidth. How
How many two-input AND and OR gates are required to realize Y=CD+EF+G ? Ans. Y=CD+EF+G No. of two i/p AND gates=2 No. of two i/p OR gates = 2 One OR gate to OR CD and EF
There are many different forms of micro-controller and a manufacturer, selecting the proper micro-controller for your application is one of the critical decisions which controls th
As an advocate of CISC architecture to RISC architecture, what are the merits and demerits of CISC to RISC architecture
can i get the comparison of microprocessors architecture?
Write short notes on the Multihomed host. A host computer that connects to multiple networks is termed as multi-homed host. Multihoming is occasionally used to raise reliabilit
Q. Define Synchronization Latency Problem? If two simultaneous processes are executing remote loading then it's not recognized by what time two processes will load as issuing p
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd