Types of bus - computer architecture, Computer Engineering

Assignment Help:

Types of Bus:

Synchronous Bus

All devices gain timing information from a common clock line.
Each of these intervals constitutes a bus cycle at the time duration which 1 data transfer can take place.

1434_Types of Bus.png

Synchronous Bus Input Transfer

394_Types of Bus1.png

Asynchronous Bus

o The common clock is replaced by 2 timing control lines Slave- ready and Master-ready.

o Data transfers on the bus are based on the utilization of a handshake among the master and the salve.

2223_Types of Bus2.png

Related Discussions:- Types of bus - computer architecture

Explain readers-writers problem, Explain Readers-writers problem. Read...

Explain Readers-writers problem. Readers-writers problem: Assume that a data object (as a file or record) is to be shared between several concurrent processes. The readers ar

Explain the architectural description languages, Explain the Architectural ...

Explain the Architectural description languages Architectural description languages (ACLs) have been developed for the architectural description in analysis and design process

Cell array variable , a) Make a cell array variable that would kept for a...

a) Make a cell array variable that would kept for a student his or her name, university id number, and GPA. Print this information. b) Make a structure variable that would kept

Btree, What should the size of ''t'' in btree be depending on the hard disk...

What should the size of ''t'' in btree be depending on the hard disk size

Various ways of floating point representation in memory, Describe the vario...

Describe the various ways of floating point representation in memory. What is the importance of normalizing the mantissa in this representation? Explain it by example(s)?

Write shorts notes on sliding window protocol, Write shorts notes on Slidin...

Write shorts notes on Sliding Window Protocol To acquire high throughput rates, protocols employ a flow control technique termed as sliding window. Both, the sender and receive

Explain in brief about the insert operation, INSERT OPERATION The inser...

INSERT OPERATION The insert operation inserts a new value into a set of bits. This is done by first masking bits and then O ring them with required value. For illustration, sup

Cache memories - computer architecture, Cache Memories - computer architect...

Cache Memories - computer architecture: Speed of the primary memory is very low in comparison with the speed of processor For well performance, the processor can't spend

Digital communication, define multipoint communication

define multipoint communication

Explain simple interfacing, Q. Explain Simple Interfacing? The followin...

Q. Explain Simple Interfacing? The following is a sample of the coding, used for procedure interfacing: PUBLIC CUROFF _TEXT SEGMENT WORD PUBLIC 'CODE'

Write Your Message!

Name

Email id

Message

Verfication Code

User Account

All Pages