Types of bus - computer architecture, Computer Engineering

Assignment Help:

Types of Bus:

Synchronous Bus

  • All devices gain timing information from a common clock line.
  • Each of these intervals constitutes a bus cycle at the time duration which 1 data transfer can take place.

1434_Types of Bus.png

Synchronous Bus Input Transfer

394_Types of Bus1.png

Asynchronous Bus

o   The common clock is replaced by 2 timing control lines Slave- ready and Master-ready.

o   Data transfers on the bus are based on the utilization of a handshake among the master and the salve.

2223_Types of Bus2.png

 


Related Discussions:- Types of bus - computer architecture

What is effective address, Q. What is Effective Address ? The symbol EA...

Q. What is Effective Address ? The symbol EA (Effective Address) refers to a physical address in a non-virtual memory environment and refers to a register in a virtual memory a

Why pointer variable to a function as an argument, Why pointer variable som...

Why pointer variable sometimes desirable to pass a pointer to a function as an argument? Frequently, a called function needs to make changes to objects declared in the calling

Demonstration of sorting problem, Q. Demonstration of sorting problem? ...

Q. Demonstration of sorting problem? The term sorting implies organising elements of a provided set of elements in a specific order i.e. descending order / ascending order / al

Overcoming global issues in e-commerce, E-commerce advance tremendous chanc...

E-commerce advance tremendous chance by permitting industrialist to buy Materials at a low price internationally. Also they give companies the opportunity to sell to universal stor

What is sap dispatcher, What is SAP dispatcher? SAP dispatcher is the co...

What is SAP dispatcher? SAP dispatcher is the control agent that handles the resources for the R/3 applications.

Which processing is not a part of synthesis phase, Which processing is no...

Which processing is not a part of Synthesis phase? Ans. Perform LC processing is not a part of Synthesis phase.

What will exactly the hide statement do, What will exactly the hide stateme...

What will exactly the hide statement do? For displaying the details on secondary lists needs that you have previously stored the contents of the selected line from within the

Features added in message passing interface-2, Q. Show the Features added i...

Q. Show the Features added in message passing interface-2 Input/output Single-sided operations for remote memory access Binding for C++ Dynamic process managem

Explain about programmable logic array, Q. Explain about Programmable Logic...

Q. Explain about Programmable Logic Array? Until now individual gates are considered as fundamental building blocks from that different logic functions can be derived. With the

Prove using boolean algebra, Q.Prove using Boolean Algebra 1. X (X+Y) = ...

Q.Prove using Boolean Algebra 1. X (X+Y) = X 2. AB + AC + BC' = AC + BC' 3. (A+B+C) (A+B'+C') (A+B+C') (A+B'+C)=A 4. (A+B'+C) (AB+A'C) = (A+C) (A'+B) 5. XY + XZ + YZ

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd