Functionality of hyper thread processor, Computer Engineering

Assignment Help:

Hyper-threading works by duplicating those sections of processor that kept the architectural state-but not duplicates the main implementation resources. This allows a Hyper-threading equipped processor to pretend to be two "logical" processors to the host operating system, allowing the operating system to schedule two threads or processes concurrently. Where implementation resources in a non-Hyper-threading capable processor are not used by the present task, and mainly when the processor is stalled, a Hyper- threading equipped processor might use those implementation resources to implement the other scheduled task.

Except for its performance implications, this innovation is transparent to programs and operating systems. All that is needed to take advantage of Hyper-Threading is symmetric multiprocessing (SMP) support in the operating system, as the logical processors shows as standard separate processors.

Though, it is possible to optimize operating system behaviour on Hyper-threading capable systems, such as the Linux methods discussed in Kernel Traffic. For example, take an SMP system with two physical processors that are both Hyper-Threaded (for a total of four logical processors). If the operating system's process scheduler is unaware of Hyper-threading, it would treat all four processors likewise.

As a result, if only two processes are eligible to run, it may choose to schedule those processes on the two logical processors that occur to belong to one of the physical processors. Therefore, one CPU would be extremely busy while the other CPU would be completely idle, leading to bad overall performance. This problem can be keep away by improving the scheduler to treat logical processors differently from physical processors; in a sense, this is a limited form of the scheduler changes that are needed for NUMA systems.


Related Discussions:- Functionality of hyper thread processor

Inverse of exclusive or known as xnor gate, Truth table of NAND and NOR can...

Truth table of NAND and NOR can be made from NOT (A AND B) and NOT (A OR B) correspondingly. Exclusive OR (XOR) is a special gate whose output is one only if two inputs aren't equa

War (write after read) - data hazards , WAR (write after read) - Data hazar...

WAR (write after read) - Data hazards in computer architecture: WAR (write after read) - j tries to write at destination before it is read by i , hence i  wrongly gets the n

Object-oriented control architecture for ams manufacturing, Object-Oriented...

Object-Oriented Control Architecture For Ams Manufacturing Introduction     In recent past, the industrial sectors have started presenting additional inclination toward

What will occur when contents of register are shifter left, What will occur...

What will occur when contents of register are shifter left, right? This is well known that into left shift all bits will be shifted left and LSB will be appended along with 0 a

Can we convert the column data into row data, We download data which arrive...

We download data which arrives to me in a column. I need to use it in a complex sheet that requires data in a row. How can we convert the column data into row data?   Ans) H

Disk operating system, Q. Disk operating system? The operating system (...

Q. Disk operating system? The operating system (OS) is the first program that should be loaded into the memory of your PC before you can use it for any application. You can st

Extract datasets can be used without any kind of errors, The LOOP-ENDLOOP o...

The LOOP-ENDLOOP on extract datasets can be used without any kind of errors False.  It causes runtime errors.

State the optimal route of node, State the optimal route of node Consid...

State the optimal route of node Consider the node i which has path length K+1, with the directly preceding node on the path being j. The distance to node i is w(j, i) plus the

Discuss about fourth generation electronic computers, Fourth Generation (19...

Fourth Generation (1972-1984) The next generation of computer systems used the large scale integration (LSI -1000 devices per chip) and very large scale integration (VLSI - 100

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd