Structure of input - output interface, Computer Engineering

Assignment Help:

Q. Structure of Input - Output Interface?

Due to complexity and number of external devices that I/O interface control, there is not any standard structure of I/O interface. Let's give a general structure to an I/O interfaces:

  • There is a requirement of I/O logic that must interpret and execute dialogue between processor and I/O interface. Thus there need to be control lines between I/O interface and processors.
  • Data line associating I/O interface to system bus should exist. These lines serve purpose of data transfer.
  • Data registers may behave as buffer between I/O interface and processor.
  • The I/O interface comprises logic specific to interface with every device that it controls.

396_Structure of Input - Output Interface.png

Figure: The General Structure of an I/O

Figure above is a typical figure of an I/O interface that additionally to all registers as defined above has status/control registers that are used to pass on status information or control information.


Related Discussions:- Structure of input - output interface

Name the appliances which are controlled by micro-processor, Name the appli...

Name the appliances which are controlled by micro-processor Many household appliances which are microprocessor-controlled do not have operating systems (for example microwave o

Decision Tree - ID3 algorithm:, . weather (windy, rainy or sunny) 2. how...

. weather (windy, rainy or sunny) 2. how much money you have (rich or poor) 3. whether your parents are visiting (yes or no)

Explain structured and modular programming, Structured and Modular programm...

Structured and Modular programming. Structured programming means the collection of principles and practices that are directed toward developing correct programs which are simpl

What is compound statement, What is compound statement If we wish to ha...

What is compound statement If we wish to have more than one statement following the if or the else, they should be grouped together between curly brackets. Such a grouping is c

Address phase timing - computer architecture, Address phase timing: On...

Address phase timing: On the rising edge of clock 0, the initiator notes IRDY # and FRAME# both high, and GNT# low, so it drives the command, address and asserts FRAME# in tim

Draw and illustrate the block diagram of DMA controller, Draw and illustrat...

Draw and illustrate the block diagram of DMA controller. Also discuss the various modes in which DMAC works. Direct memory access (DMA) is a process in that an external device

Ann representation, ANN Representation: Mostly 'ANNs' are taught on "A...

ANN Representation: Mostly 'ANNs' are taught on "AI" courses since their motivation from brain studies and the fact which they are used in an "AI" task and namely machine lear

What all 1's represents in 32bit ip addressing scheme, In 32bit IP Addressi...

In 32bit IP Addressing scheme all 1's represent? All 1's represent limited broadcast in 32 bit IP Addressing scheme.

Infix to reverse polish, A) Change the following formulas from reverse Poli...

A) Change the following formulas from reverse Polish to infix:             a) AB +C + D x               b) ABCDE + x x / B) Change the following formulas from infix to

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd