Briefly explain register-to-register architecture, Computer Engineering

Assignment Help:

Register-to-Register Architecture

In this organization results and operands are not accessed straight from main memory by scalar or vector registers. The vectors that are needed currently can be stored in CPU registers. Cray-1 computer accepts this architecture for vector instructions and its CPY comprise 8 vector registers. Every register is able to storing a 64 element vector where one element is of 8 bytes.

Related Discussions:- Briefly explain register-to-register architecture

Describe target processor arrangements, Q. Describe target processor arrang...

Q. Describe target processor arrangements? Having seen how to describe one or more target processor arrangements we need to initiate mechanisms for distributing data arrays ove

Intel architecture – 64, IA-64 (Intel Architecture-64) is a 64-bit processo...

IA-64 (Intel Architecture-64) is a 64-bit processor architecture created in cooperation by Hewlett-Packard and Intel applied by processors like Itanium. The objective of Itanium wa

Introduction to the sorted arraylist, Consider a collection class that ...

Consider a collection class that is similar to the ArrayList class, except that elements are sorted in a certain order. We will call this class SortedArrayList. This c

Cohesion assignments, what can be different assignments given on this topic...

what can be different assignments given on this topic?

Biometric systems for implementing client server network, Discuss password ...

Discuss password schemes and Biometric systems for implementing client server network security. In cyberspace, buyers & sellers cannot see each other. Also in video con

Feature of micro-instruction execution, Q. Feature of micro-instruction exe...

Q. Feature of micro-instruction execution? Feature of micro-instruction execution is micro-instruction sequencing which involves address calculation of next micro-instruction.

Demultiplexers and decoders, how to use a 1-16 demultiplexer as 4-16 decode...

how to use a 1-16 demultiplexer as 4-16 decoder?

Learning weights in perceptrons, Learning Weights in Perceptrons: Furt...

Learning Weights in Perceptrons: Furthermore details are we will look at the learning method for weights in multi-layer networks next lecture. Thus the following description o

What is tri-state logic, Three Logic Levels are used and they are High, Low...

Three Logic Levels are used and they are High, Low, High impedance state. The high and low are normal logic levels & high impedance state is electrical open circuit conditions. Tri

Result extends to functions - perceptrons, Result extends to functions - pe...

Result extends to functions - perceptrons: Thus the dotted lines can be seen as the threshold in perceptrons: whether the weighted sum, S, falls below it, after then the perce

Write Your Message!

Name

Email id

Message

Verfication Code

User Account

All Pages