State the example of begin end, Computer Engineering

Assignment Help:

State the Example of begin end

module sequential();

reg a;

initial begin

$monitor ("‰g a = ‰b", $time, a);

#10 a = 0;

#11 a = 1;

#12 a = 0;

#13 a = 1;

#14 $finish;

end

endmodule

Simulator Output

0 a = x

10 a = 0

21 a = 1

33 a = 0

46 a = 1

Related Discussions:- State the example of begin end

What is the use of hypertext links in internet access, What is the use of h...

What is the use of hypertext links in Internet access? Use of Hypertext links in Internet access: From the user’s view point, the Web comprised a vast, worldwide collecti

Concurrently read concurrently write, Q. Concurrently read concurrently wri...

Q. Concurrently read concurrently write? It is one of the models derived from PRAM. In this model the processors access the memory locations simultaneously for reading and writ

Define local area network, LAN is a privately - owned computer networks con...

LAN is a privately - owned computer networks confined to small geographical area, like a factory or an office widely used to connect office PCs to share resources and information.

Explain the storage class register, The Storage Class register The Sto...

The Storage Class register The Storage Class register : The storage class 'register' tells the compiler that the associated variable should be stored in high-speed memor

What is floppy drives, Q. What is Floppy Drives? Disks used with a flop...

Q. What is Floppy Drives? Disks used with a floppy disk drive are small removable disks fabricated of plastic coated with magnetic recording material. Disk rotates at 360RPM. F

Draw logic circuit for the simplified function, Minimize the logic function...

Minimize the logic function Y(A, B, C, D) = ∑m(0,1,2,3,5,7,8,9,11,14). Use Karnaugh map. Draw logic circuit for the simplified function. Ans: In following figure (a) shows the

Binary resolution - artificial intelligence, Binary Resolution: We look...

Binary Resolution: We looked at unit resolution (a propositional inference law) in the last lecture: A ∨ B, ¬B /A We may have this a bit further to propositional bin

Determine the output of SR flip flop when S=1 and R=0, The output of SR fli...

The output of SR flip flop when S=1, R=0 is ? Ans. When for the SR flip-flop S=set i/p R=reset i/p, as S=1, R=0, Flip-flop will be set means output will be one.

Pebble Merchant, Pebble Merchant

Pebble Merchant

What is model view controller (mvc), Model-View-Controller (MVC) is a desig...

Model-View-Controller (MVC) is a design pattern in which "the user input, the modelling of the external world and the visual feedback to the user are explicitly splitted and handle

Write Your Message!

Name

Email id

Message

Verfication Code

User Account

All Pages