Define sr flip flop - sr latch with nor gate, Computer Engineering

Assignment Help:

Define SR Flip Flop - SR latch with NOR Gate?

The SR Flip flop neither is a circuit with two cross-coupled NOR gates or two cross-coupled NAND gates.

1516_SR Flip Flop.png

SR latch with NOR Gate

SR Latch has two useful states:

•Set state, when output Q=1 and Q'=0.

•Reset state, when output Q=0 and Q'=1.

These states to can be used to store 1-bit information.Output Qand Q' are usually complement of each other.

•Undefined state, when Q=0 and Q'=0, occurred when both inputs Rand Sare equal to 1 at the same time.

•Under normal conditions, both inputs of the latch (Rand S) remain at 0 unless the state has to be changed.

•To let latch in the set state, Smust be 1

•To let latch in the reset state, Rmust be 1

•The inputs Sand Rmust go back to 0 before any other changes to avoidthe occurrence of the undefined state.

•The latch go to the set state or reset state and stay there even after both inputs return to 0.

 


Related Discussions:- Define sr flip flop - sr latch with nor gate

Design 4 to 1 multiplexer with strobe input using nand gates, Design a 4 : ...

Design a 4 : 1 multiplexer with strobe input using NAND gates. Ans. Design of 4 : 1 multiplexer with strobe input using NAND gates.

Illustration of a demon program, Q. Illustration of a demon program? Wh...

Q. Illustration of a demon program? When the PVM initialize it inspects the virtual machine in that it's to operate and creates a process known as PVM demon or simply pvmd on e

What are base tables of an aggregate object, What are base tables of an agg...

What are base tables of an aggregate object? The tables making up an aggregate object (primary and secondary) are known as aggregate object.

Which transistor is used in every cell of eprom, Floating gate Avalanche In...

Floating gate Avalanche Injection MOS (FAMOS) transistor is used in every cell of EPROM.

Various interconnection networks-fully connected, Various Interconnection N...

Various Interconnection Networks Fully connected: This is the most controlling interconnection topology.In this each node is directly linked to all other nodes. The shortcomi

Need of the assembly language, Q. Need of the assembly language ? Machi...

Q. Need of the assembly language ? Machine language code comprises the 0-1 combinations which computer decodes directly.  Though the machine language has the following problems

Explain working of bit serial associative processor, Q. Explain working of ...

Q. Explain working of Bit Serial Associative Processor? When associative processor accepts bit serial memory organization subsequently it is known as bit serial associative pr

What are the various functional verification methodologies, What are the va...

What are the various functional verification methodologies Ans: TLM (Transaction Level Modelling) Linting RTL Simulation (Environment  involving  :  stimulus  generators,

State the structure of verilog code you follow, State the structure of Veri...

State the structure of Verilog code you follow? A good template for your Verilog file is shown below. // timescale directive tells the simulator the base units and precision

Develop a simple patient management system, In the first part of Assignment...

In the first part of Assignment 2A you will develop a simple Patient class, representing an Patient who is to be admitted for a minor procedure that only requires a 1-2 day stay in

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd