State disadvantages of object oriented analysis design, Computer Engineering

Assignment Help:

State Disadvantages of object oriented analysis design

You know that OO methods only create functional models within objects. There is no place in methodology to design a complete functional model. While this is not a difficulty for some applications (e.g. building a software toolset) but for large systems, it can direct to miss requirements.

"Use cases" addresses this problem, but as all use cases could not be developed, it is still possible to miss requirements until late in development cycle.
 
Another drawback of the object oriented analysis design (OOAD) is in system modelling for the performance and sizing. The object oriented (OO) models do not easily explain the communications among objects. Indeed, a fundamental concept of object oriented (OO) is that object does not know who is invoking it. While this leads to a flexible design and performance modelling could not be handled easily.
 
This design itself does not provide support for identifying that objects will generate an optimal system design or not. Specially, there is no single diagram which shows all of interfaces between objects. As you know, coupling is a main factor in system complexity, not having coupling information makes architecture component selection either a hit or miss proposition.


Related Discussions:- State disadvantages of object oriented analysis design

Recursion, Ask qurecurrion for short noteestion

Ask qurecurrion for short noteestion

What does formal verification mean, What does formal verification mean? ...

What does formal verification mean? Formal verification uses Mathematical techniques by proving the design by assertions or properties. Correctness of the design can be achiev

Web service as opposed to a non-serviced, Can you give an example of when i...

Can you give an example of when it would be appropriate to use a web service as opposed to a non-serviced .NET component? A web service has the following characteristics:  1

State the structure of verilog code you follow, State the structure of Veri...

State the structure of Verilog code you follow? A good template for your Verilog file is shown below. // timescale directive tells the simulator the base units and precision

Network, Give an intuitive explanation of why the maximum throughput, for s...

Give an intuitive explanation of why the maximum throughput, for small beta, is approximately the same for CSMA slotted Aloha and FCFS splitting with CSMA. Show the optimal expecte

Configure port to send logic, Configure port A for the lower 4 bits to be i...

Configure port A for the lower 4 bits to be inputs and the upper 4 bits to be outputs. The program should chase a logic one from Pa4 -> Pa7, depending upon the condition of Pa0-Pa3

Explain rmtrack, Highlights of the RMTrack application: ? Web based ac...

Highlights of the RMTrack application: ? Web based access permits your users to access the database from anywhere. ? Available as a hosted solution or a download for local in

Explain about the various uses of artificial intelligence, Discuss the use ...

Discuss the use of Artificial intelligence techniques in E-Commerce applications. Explain about the various uses of Artificial Intelligence in Medicine field. Justify it with pr

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd