Show two way pipelined timing, Computer Engineering

Assignment Help:

Q. Show Two Way Pipelined Timing?

Figure below demonstrates a simple pipelining scheme in which F and E stages of two different instructions are performed concurrently. This scheme increases the execution rate of sequential scheme.

752_Show Two Way Pipelined Timing.png

Figure: Two Way Pipelined Timing

Please note that pipeline above isn't running at its full capacity. This is ought to the following problems:

  • We are presuming a single port memory so only one memory access is permitted at aninstance. SoData and Fetch transfer operations can't take place at the same instance. So you may notice blank in time slot 3, 5 etc.
  • Last instruction is an unconditional jump. Please note that after this instruction subsequent instruction of calling program will be executed. Though not visible in this illustration a branch instruction interrupts the sequential flow of instruction execution. So causing inefficiencies in pipelined execution.

This pipeline can simply be improved by allowing two memory accesses at a time.  

So modified pipeline will be:

Pipeline may suffer due to data dependencies and branch instructions penalties. A good pipeline has equivalent phases.

2000_Show Two Way Pipelined Timing1.png

Figure: Three-way Pipelining Timing


Related Discussions:- Show two way pipelined timing

Responsibilities of application layer, Application layer: It's the topmost...

Application layer: It's the topmost layer in OSI model, which allows the user to access network. This layer provides user interface for network applications like remote login, Wor

Logic gates required to build a half adder, What are the gates required to ...

What are the gates required to build a half adder ? Ans. The gates needed to build a half adder are EX-OR gate and AND gate as shown below the logic diagram of half adder:

What is process, What is Process? Process: A process is a program in ...

What is Process? Process: A process is a program in execution. It is an active entity, represented through the value of the program counter and the contents of registers o

Ip fragmentation of user datagarm, IP specified that datagram can arrive in...

IP specified that datagram can arrive in a different order than they were sent. If a fragment from one datagram arrives at a destination before all the segments from a previous dat

Arbitrary categorisation - learning decision trees, Arbitrary categorisatio...

Arbitrary categorisation - learning decision trees: Through visualising  a set of boxes with some balls in. There if all the balls were in a single box so this would be nicely

Define memory cell, Define memory cell? A memory cell is capable of sto...

Define memory cell? A memory cell is capable of storing single bit of information. It is usually organized in the form of an array

What is an on"*-input filed" statement, What is an on"*-input filed" statem...

What is an on"*-input filed" statement? ON *-INPUT The ABAP/4 module is known as if the user has entered the "*" in the first character of the field, and the field has th

Explain properties of the webservice attribute, Question: (a) (i) Expl...

Question: (a) (i) Explain properties of the WebService attribute. (ii) Discuss three properties of the WebMethod attribute. (b) What are WSDL documents used for? (c)

Mobile computing, Explain the key characteristics of mobile computing appli...

Explain the key characteristics of mobile computing applications

Register-to-register architecture, Register-to-Register Architecture : In t...

Register-to-Register Architecture : In this organization, results and operands are accessed not directly from the main memory by the scalar or vector registers. The vectors which a

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd