Show two way pipelined timing, Computer Engineering

Assignment Help:

Q. Show Two Way Pipelined Timing?

Figure below demonstrates a simple pipelining scheme in which F and E stages of two different instructions are performed concurrently. This scheme increases the execution rate of sequential scheme.

752_Show Two Way Pipelined Timing.png

Figure: Two Way Pipelined Timing

Please note that pipeline above isn't running at its full capacity. This is ought to the following problems:

  • We are presuming a single port memory so only one memory access is permitted at aninstance. SoData and Fetch transfer operations can't take place at the same instance. So you may notice blank in time slot 3, 5 etc.
  • Last instruction is an unconditional jump. Please note that after this instruction subsequent instruction of calling program will be executed. Though not visible in this illustration a branch instruction interrupts the sequential flow of instruction execution. So causing inefficiencies in pipelined execution.

This pipeline can simply be improved by allowing two memory accesses at a time.  

So modified pipeline will be:

Pipeline may suffer due to data dependencies and branch instructions penalties. A good pipeline has equivalent phases.

2000_Show Two Way Pipelined Timing1.png

Figure: Three-way Pipelining Timing


Related Discussions:- Show two way pipelined timing

What is compact disk rom, Q. What is Compact Disk ROM? Both audio CD an...

Q. What is Compact Disk ROM? Both audio CD and CD-ROM (compact disk read-only memory) share similar technology. Main difference is that CD-ROM players are more rugged and have

Other equivalences, Equivalences: In this following miscellaneous equi...

Equivalences: In this following miscellaneous equivalence rules are often useful during rewriting sessions. So there the first two allow us to completely get rid of implicatio

Explain the working of a binary counter, In binary counter the flip flop of...

In binary counter the flip flop of lowest order position is complemented with each pulse. This means that JK input position must be maintained with logic one

Describe set-associative mapping, Q. Describe Set-Associative Mapping? ...

Q. Describe Set-Associative Mapping? A third type of cache organization known as set-associative mapping is an improvement on direct mapping organization in that every word of

Dma controllers - computer architecture, DMA controllers in computer system...

DMA controllers in computer system:   DMA Controller   Part of the I/O device interface   DMA Channels   Performs functions that in general would be performed by t

Write a program that finds the minimum total number of shelv, Write a progr...

Write a program that finds the minimum total number of shelv, C/C++ Programming

State the term in detail $strobe, State the term in detail $strobe $str...

State the term in detail $strobe $strobe. This task is very similar to $display task except for a slight difference.  If many other statements are executed in same time unit as

What are the ways to truncate guard bits, What are the ways to truncate gua...

What are the ways to truncate guard bits? 1. Chopping 2. Von Neumann rounding 3. Rounding procedure.

Function of host to host transport layer in tcp/ip protocol, Illustrate the...

Illustrate the function of host to host transport layer in TCP/IP protocol stack? Function of Host - to-Host Transport Layer: This protocol layer just above inter network

What do you understand by electronic funds transfer, What do you understand...

What do you understand by Electronic Funds Transfer?  Electronic Funds Transfer: It's an electronic payment method that transfers the money value from one bank account to

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd