Show two way pipelined timing, Computer Engineering

Assignment Help:

Q. Show Two Way Pipelined Timing?

Figure below demonstrates a simple pipelining scheme in which F and E stages of two different instructions are performed concurrently. This scheme increases the execution rate of sequential scheme.

752_Show Two Way Pipelined Timing.png

Figure: Two Way Pipelined Timing

Please note that pipeline above isn't running at its full capacity. This is ought to the following problems:

  • We are presuming a single port memory so only one memory access is permitted at aninstance. SoData and Fetch transfer operations can't take place at the same instance. So you may notice blank in time slot 3, 5 etc.
  • Last instruction is an unconditional jump. Please note that after this instruction subsequent instruction of calling program will be executed. Though not visible in this illustration a branch instruction interrupts the sequential flow of instruction execution. So causing inefficiencies in pipelined execution.

This pipeline can simply be improved by allowing two memory accesses at a time.  

So modified pipeline will be:

Pipeline may suffer due to data dependencies and branch instructions penalties. A good pipeline has equivalent phases.

2000_Show Two Way Pipelined Timing1.png

Figure: Three-way Pipelining Timing


Related Discussions:- Show two way pipelined timing

Threads model - parallel programming model, In this model a one process can...

In this model a one process can have multiple, concurrent implementations paths. The major programs are scheduled to run by the native operating system. It loads and obtains all th

Differentiate between worms and boot-sector viruses, Question: (a) Pro...

Question: (a) Program instructions and data are brought into memory first, in order to be executed. Explain how the CPU enables an instruction to be executed? (b) Describe

What is the use of ''using'' declaration in c++, A using declaration in C++...

A using declaration in C++ makes it likely to use a name from a namespace without the scope operator.

When is a memory unit called as ram, When is a memory unit called as RAM? ...

When is a memory unit called as RAM? A memory unit is called as RAM if any location can be accessed for a read or writes operation in some fixed quantity of time that is indepe

Hardware implementation for signed-magnitude data, Hardware Implementation ...

Hardware Implementation for signed-magnitude data When multiplication  is  implemented  in  digital  computer,  we  change  process lightly. Here, in place of providing registe

Read after write and write after write - data hazards, RAW  and WAW - Data ...

RAW  and WAW - Data hazards: RAW (read after write) - j tries to read a source before i writes it, hence j wrongly gets the old value .This is the most usual type of

Karnaugh maps, Minimisation using Boolean algebra is not always straight fo...

Minimisation using Boolean algebra is not always straight forward and sometimes it is not obvious if a further manipulation would give a simpler circuit. Karnaugh maps are a muc

C program , minimum number of shelves

minimum number of shelves

Two ways of producing a list within a transaction, What are the two ways of...

What are the two ways of producing a list within a transaction? By submitting a separate report. By using leave to list-processing.

Difference between leave transaction and call transaction, What is the diff...

What is the difference between Leave Transaction and Call Transaction? In contrast to LEAVE TO TRANSACTION, the CALL TRANSACTION  statement causes the system to start a new SAP

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd