Show network topology in digital system, Computer Engineering

Assignment Help:

Q. Show Network Topology in digital system?

This deals with the geometrical arrangement of nodes (endpoints consisting of physical devices such as terminals, printers, PCs, andmainframes) interconnected by links (transmission channels). Network topologies may be classified as bus topology (multidrop topology), star topology, ring topology, tree topology, and distributed (mesh or hybrid) topology, as illustrated in Figure. Bus topology is used predominantly by LANs, whereas star topology is commonly used by private-branch exchange (PBX) systems. Ring topology may have centralized control (with one node as the controller) or decentralized control (with all nodes having equal status). Tree topology is used in most of the remote-access networks, whereas distributed topology is common in public and modern communications networks. A fully distributed network allows every set of nodes to communicate directly with every other set through a single link and provides an alternative route between nodes.

1390_Show Network Topology in digital system.png

The Internet is physically a collection of packet switching networks interconnected by gateways along with protocols that allow them to function logically as a single, large, virtual network. Gateways (often called IP routers) route packets to other gateways until they can be delivered to the final destination directly across one physical network. Figure shows the structure of physical networks and gateways that provide interconnection. Gateways do not provide direct connections among all pairs of networks. The TCP/IP is designated to provide a universal interconnection among machines, independent of the particular network to which they are attached. Besides gateways that interconnect physical networks, as shown in Figure, Internet access software is needed on each host (any end-user computer system that connects to a network) to allow application programs to use the Internet as if it were a single, real physical network. Hosts may range in size from personal computers to supercomputers.


Related Discussions:- Show network topology in digital system

What is throughput of a system, Throughput of a system is? Ans. "Throug...

Throughput of a system is? Ans. "Throughput" of a system is no. of programs processed by this per unit time.

What is message passing libraries, Q. What is Message Passing Libraries? ...

Q. What is Message Passing Libraries? In this part we will consider about message passing libraries. Traditionally a range of message passing libraries have been available ever

Nand gate, The NAND gate. The NAND gate is equivalent to an AND gate fo...

The NAND gate. The NAND gate is equivalent to an AND gate followed by a NOT gate so that the output is 0 when all of the inputs are high, otherwise the output is 1. There may

What are the different pieces of the virtual address, What are the differen...

What are the different pieces of the virtual address in a segmented paging? The various pieces of virtual address in a segmented paging are as demonstrated below:

What are the super computers, SUPER COMPUTER The upper end of state of ...

SUPER COMPUTER The upper end of state of art mainframe machine is the supercomputer. These  are  the  fastest  machines  in  terms  of  processing  speed  and  use multiprocess

Fact finding techniques on banking system, what are the questionnaries and ...

what are the questionnaries and observation of work site for banking system?

Explain session_start subroutines, Can you give an example of what might be...

Can you give an example of what might be best suited to place in the application_Start and Session_Start subroutines? Application Start - We can place code to initialize var

Temporary location, Compare zero-, one, two-, and three- address machines b...

Compare zero-, one, two-, and three- address machines by writing programs to compute                         X = (A + B x C)/(D - E x F) for every of the four machines.  Do n

Address phase - computer architecture, Address phase: A PCI bus transa...

Address phase: A PCI bus transaction starts having an address phase. The initiator,  after seeing that it has GNT# and the bus is inactive, drives the target address onto the

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd