Salient features of a parallel programmable interface-8255, Computer Engineering

Assignment Help:

Determine the salient features of a parallel programmable interface, 8255.

  • 24 I/O lines in 3 8-bit port groups - A, B, C
  • A, B can be 8-bit input or output ports
  • C can serve as 2 4-bit input or output ports
  • 3 modes of operation:

- Mode 0: A, B, C simple input or output level sensitive ports

- Mode 1: A, B input or output ports with strobe control in C

- Mode 2: A is bidirectional with control/handshake in B and C

  • A, B can only change 1 byte at a time
  • C has individual bit set/reset capability
  • Advantage is non-dedicated circuit can change port configuration with software and no 'glue logic'
  • Ports A, B, and C are used for I/O data.
  • The control register is programmed to select the operation mode of the three ports A, B, and C.
  • Mode0: simple I/O mode
  • Any of the ports A, B, CL and CU can be programmed as input or output.
  • No control of individual bits (all bits are out or all bits are in)
  • Mode 1: Ports A and B can be used as input or output ports with handshaking.
  • Mode2: Port A can be used as bidirectional I/O port with handshaking

 


Related Discussions:- Salient features of a parallel programmable interface-8255

Memory system considerations - computer architecture, Synchronized with a c...

Synchronized with a clock signal Memory system considerations Speed Cost Size of chip Power dissipation Memory controller Refresh Overhead

Explain their characteristics and limitations of grammar, Identify the diff...

Identify the different classes of grammar. Explain their characteristics and limitations. As proposed through Noam Chomsky that Chomsky hierarchy contains the subsequent level

Secondary memory and characteristics, It is desirable that operating speed ...

It is desirable that operating speed of primary storage of a computer system be as fast as possible since most of the data transfer to and from processing unit is via main memory.

Cache misses - computer architecture, Cache Misses Compulsory misse...

Cache Misses Compulsory misses -  it is caused by initial access to a block that has never been in the cache (also called cold start misses Capacity miss - it is cause

Explain binary number system, Explain Binary number system. Ans. Bi...

Explain Binary number system. Ans. Binary Number System The number of system along with base or Radix two is termed as the Binary Number System. To show the number, 0 a

Define synchronization latency problem, Q. Define Synchronization Latency P...

Q. Define Synchronization Latency Problem? If two simultaneous processes are executing remote loading then it's not recognized by what time two processes will load as issuing p

Meaning of convergence regarding e-commerce, What does the term convergence...

What does the term convergence mean regarding E-commerce? Convergence regarding e-commerce: The capability to leverage and integrate the different data sources and proces

What is a demultiplexer, What is a demultiplexer? Ans: Demultiplex...

What is a demultiplexer? Ans: Demultiplexer: This is a logic circuit which accepts one data input and distributes this over some outputs. This has one data input, m selec

Learning weights in perceptrons, Learning Weights in Perceptrons: Furt...

Learning Weights in Perceptrons: Furthermore details are we will look at the learning method for weights in multi-layer networks next lecture. Thus the following description o

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd