Pros and cons of general purpose register architecture, Computer Engineering

Assignment Help:

Q. Pros and Cons of general purpose register architecture?

General Purpose Register Architecture: Pros and Cons

  • Registers can be employed to store variables as it decreases memory traffic and boosts up execution. It also increases code density as register names are shorter than memory addresses.
  • Instructions shouldcomprise bits to specify which register to operate on henceforth large instruction size than accumulator type machines.
  • Memory access can be minimized (registers can hold many intermediate values).
  • Implementation is complex as compiler writer has to try to maximize register usage.

While most early machines used accumulator architectures or stack in the last 15 years all CPUs made are GPR processors. The 3 main reasons are that registers are faster than memory; the more data that can be kept internally in CPU the faster the program will execute. The third reason is that registers are easier for a compiler to use.  

However while CPU's with GPR were clearly better than previous stack and accumulator based CPU's yet they were lacking in various areas. The areas being: Instructions were of varying length from 1 byte to 6-8 bytes. This causes problems with pre-fetching and pipelining of instructions. ALU instructions can have operands which were memory locations since the time to access memory is slower and so does the whole instruction.  

So in the early 1980s the concept of RISC was presented. RISC signifies Reduced Instruction Set Computer. Unlike CISC this ISA uses fewer instructions with simple constructs so they can be executed much faster within CPU without having to use memory as often. First RISC CPU, the MIPS 2000 has 32 GPRs. MIPS is a store/load architecture that means only load and store instructions access memory. All other computational instructions preform only on values stored in registers.


Related Discussions:- Pros and cons of general purpose register architecture

Development tools environment , Main Objectives: • MPLAB In-Circuit Debugg...

Main Objectives: • MPLAB In-Circuit Debugger (ICD 2) functionality • ICD 2 Connection design • MPLAB ICD 2 setup with the PC and Interface board designed • I²C Protocol buses tech

What are the types of convergences, What are the types of convergences? ...

What are the types of convergences? Three different types of convergences are: a. The convergence of wireless and e-commerce technology b. The Convergence of E-Commerce a

Component fulfil this requirement, A component has the time to failure dist...

A component has the time to failure distribution that is modelled as the Weibull distribution with shape parameter 3 and scale parameter of 36 months. This component is planned to

Define congestion, Define Congestion. Congestion: This is uneconomic ...

Define Congestion. Congestion: This is uneconomic to give sufficient equipment to carry all the traffic which could possibly be offered to a telecommunication system. Inside

Write the binary representation of an integer number, The integer n = 3,510...

The integer n = 3,510,593 has hexadecimal representation 0x00359141 (check this with your d2h program), while the double precision, floating-point number 3510593.0 has hexadecimal

Multiple instruction and multiple data stream (mimd), Multiple Instruction ...

Multiple Instruction and Multiple Data stream (MIMD): In this categorization, numerous processing elements and multiple control units are ordered as in MISD. However the differ

What are superscalar processors, What are superscalar processors? Sever...

What are superscalar processors? Several instructions start implementation in the same clock cycle, and the processor is said to use multiple issue. Such processors are capable

Fully parallel associative processor (fpap), Fully Parallel Associative Pro...

Fully Parallel Associative Processor (FPAP):  This processor accepts the bit parallel memory organisation. FPAP has two type of this associative processor named as: Word Org

Qualitative independent variable, Let Consider a multiple regression model ...

Let Consider a multiple regression model for a response y, with one quantitative idividually variable x1, and one qualitative variable at three levels. a)    Write a first-order m

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd