Explain about karnaugh maps, Computer Engineering

Assignment Help:

Q. Explain about Karnaugh Maps?

Karnaugh maps are a suitable way of expressing and simplifying Boolean function of 2 to 6 variables. The stepwise process for Karnaugh map is.

Steps

Create a simple map relying on number of variables in function. Figure (a) below shows map of two, three as well as four variables. A map of 2 variables comprises 4 value position or elements whereas for 3 variables it has 23 = 8 elements. In the same way for 4 variables it's 24 =16 elements and so on. Special care is taken to express variables in map. Value of only one variable changes in two neighbouring columns or rows. The benefit of having change in one variable is that 2 adjacent columns or rows signify a true or complement form of a single variable. 

For illustration in figure (a) below the columns which have positive A are adjacent and so are the columns for A¯. Please note adjacency of corners. Right most columns can be considered to be adjacent to first column because they are different just by one variable and are adjacent. In the same way top most and bottom most rows are adjacent.

1387_Explain about Karnaugh Maps.png

Figure: Maps and their adjacencies

Please note:

1) Decimal equivalents of column are given for help in understanding where position of respective set lies. It isn't value filled in square. A square can comprise one or nothing.  

2) The 00, 01, 11 etc. which are written on top implies value of respective variables. 

3) Wherever value of a variable is 0 it is said to express its compliment form.

4) Value of only one variable changes when we move from one row to next row or one column to next column.


Related Discussions:- Explain about karnaugh maps

Draw a diagram to illustrate the design pattern, Problem: (a) What show...

Problem: (a) What shows a Pattern a Pattern? (b) Which pattern is given below? Justify your answer. public class A { private static A instance = null; private A() {

What is verilog, What is Verilog Verilog  language  is  still  rooted  ...

What is Verilog Verilog  language  is  still  rooted  in  it's  native  interpretative  mode.  Compilation  is  a means of speeding up simulation however has not changed the or

Concept of temporal parallelism, Concept of Temporal Parallelism In ord...

Concept of Temporal Parallelism In order to describe what is meant by parallelism inherent in the answer of a problem, let us talk about an example of submission of electricity

How to correct the error condition while copying file in dos, Q. How to Cor...

Q. How to Correct the error condition while copying file in DOS? In most case, DOS allows you to correct the error condition and retry the command (by pressing R). If the drive

Define terms setup time and hold time violation, Define setup time and hold...

Define setup time and hold time, what will occur when there is setup time and hold tine violation, how to overcome it? For Synchronous flip-flops, we have particular requiremen

What is zero address instruction, Zero address instruction.  It is also...

Zero address instruction.  It is also possible to use instruction where the location s of all operand is explained implicitly. This operand of the use of the method for storing

Explain the term thread scheduling, Problem: a) Most RMI and RPC system...

Problem: a) Most RMI and RPC systems expect to be supported by the "Request-Reply Protocol". Describe what "Request-Reply Protocol" is. b) Describe the invocation semantics

Add the equation by using 2's compliment, Add 20 and (-15) using 2's comple...

Add 20 and (-15) using 2's complement ? Ans. Addition of 20 and (-15) by using 2's complement as (20) 10 = 1 0 1 0 0                                                  (16

Project, write a programme to simulate a train station to automate

write a programme to simulate a train station to automate

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd