Program size for different instruction set approaches, Computer Engineering

Assignment Help:

Q. Program size for different Instruction Set Approaches?

Assumptions:

Complex Instruction is: Add C, A, B having 16 bit addresses and 8 bit data operands
All operands are direct memory reference operands
Machine has 16 registers. So size of a register address is = 24 = 16 = 4 bits.
Machine uses an 8-bit opcode.

342_Program size for different Instruction Set Approaches.png

Figure: Program size for different Instruction Set Approaches

So the expectation that a CISC will generate smaller programs may not be realised.

Related Discussions:- Program size for different instruction set approaches

What is chattering as applied to mechanical switches, What is chattering as...

What is chattering as applied to mechanical switches used in digital systems and why do they occur? What is its effect on the functioning of a sequential circuit? Ans Chat

Software engineering, structured programming

structured programming

Show library, Show Library and its types. Libraries constitute a simple...

Show Library and its types. Libraries constitute a simple meaning of gathering many object files together: 1. Static: during link editing Library code is integrated with t

Write a program to event advertised, A museum has a collection of old poste...

A museum has a collection of old posters advertising events of various kinds (theatre, sport, fairs, lectures etc.). It wishes to keep a record of these, containing, for each poste

Illustrate working of t flip-flop, Q. Illustrate working of T Flip-Flop? ...

Q. Illustrate working of T Flip-Flop? T (Toggle) flip-flop is attained from JK flip-flop by combining inputs J and K together. The implementation of T flip-flop is displayed in

Observations of high level language program, Q. Observations of High Level ...

Q. Observations of High Level Language Program? Observations Integer constants appeared nearly as frequently as structures or arrays. Most of the scalars were foun

Describe architecture of wap gateway, Describe architecture of WAP gateway....

Describe architecture of WAP gateway. WAP GATEWAY : It is a very unique product giving semi-automatic redirection of HTML documents to WAP compatible mobile phones. Wir

Illustrate about system memory-management mode, Memory - management mode ...

Memory - management mode System memory-management mode (SMM) is on the same level as protected mode, real mode and virtual mode though it is provided to function as a manager

Requirements for cache simulator, Using your cache simulator and using smal...

Using your cache simulator and using smalltex.din as your memory trace determine the total miss rate, compulsory miss rate, capacity miss rate, and conflict miss rate for the follo

What are the modes in which any update tasks work, What are the modes in wh...

What are the modes in which any update tasks work? Synchronous and Asynchronous.

Write Your Message!

Name

Email id

Message

Verfication Code

User Account

All Pages