Program size for different instruction set approaches, Computer Engineering

Assignment Help:

Q. Program size for different Instruction Set Approaches?

Assumptions:

Complex Instruction is: Add C, A, B having 16 bit addresses and 8 bit data operands
All operands are direct memory reference operands
Machine has 16 registers. So size of a register address is = 24 = 16 = 4 bits.
Machine uses an 8-bit opcode.

342_Program size for different Instruction Set Approaches.png

Figure: Program size for different Instruction Set Approaches

So the expectation that a CISC will generate smaller programs may not be realised.

Related Discussions:- Program size for different instruction set approaches

Define process of instruction execution, Instruction execution is performed...

Instruction execution is performed in CPU registers. Although before we define process of instruction execution let's first give details on Registers (temporary storage location in

Explain variable-partition contiguous storage allocation, Explain the conce...

Explain the concept of variable-partition contiguous storage allocation. Suppose that we have 1024K main memory available in that 128K is occupied through operating system pro

Ldb need not be defined in the abap/4 dictionary, All nodes in the structur...

All nodes in the structure of LDB need not be defined in the ABAP/4 Dictionary False. One has to describe all nodes in the Dictionary or single has to select all nodes that a

What do you mean by supercomputers, Q. What do you mean by Supercomputers? ...

Q. What do you mean by Supercomputers? The upper end of state of art mainframe machine is supercomputers. These are among the fastest machines in terms of processing speed and

Define general purpose register architecture, Q. Define General Purpose Reg...

Q. Define General Purpose Register Architecture? General Purpose Register (GPR) Architecture: A register is a word of internal memory similar to the accumulator. GPR architec

Data structure, Process: pid start time end time priority t...

Process: pid start time end time priority timeslice list of CPU bursts list of IO bursts (the number of IO burst will always be 1 less than the number of CPU

Instruction set, Instruction set: The architecture gives instructions for m...

Instruction set: The architecture gives instructions for multimedia operations and floating point operations. The Itanium supports various bundle mappings to allow for more inst

Move a layout cell, If you need to line up the cells next to each other you...

If you need to line up the cells next to each other you can resize and move layout cells as you need. You can change size of a layout cell by using one of its resize handles. Yo

Address fields and phone fields , Make a nested struct to store a person's ...

Make a nested struct to store a person's name, address, and phone numbers. The struct should have 3 fields for the name, address, and phone. The address fields and phone fields wi

Ia-32 support, In order to support IA-32, the Itanium can switch into 32-bi...

In order to support IA-32, the Itanium can switch into 32-bit mode with special jump escape instructions. The IA-32 instructions have been mapped to the Itanium's functional units.

Write Your Message!

Name

Email id

Message

Verfication Code

User Account

All Pages