Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Q. Explain about Associative Memory Organisations?
The associative memory is arranged in w words with b bits per word. In w x b array, every bit is known as a cell. Every cell is made up of a flip-flop which comprises some comparison logic gates for read-write operations and pattern match. So it is possible to write or read concurrently because of this logic structure. A set of bit cells of all the words at the same place in vertical column is termed as bit slice as displayed in Figure below.
Figure: Associative memory
In organisation of an associative memory subsequent registers are used:
• Comparand Register (C): This register is used to hold operands that are being searched for or being compared with.
• Masking Register (M): It might be possible all bit slices are not involved in parallel operations. Masking register is used to disable or enable bit slices.
• Temporary (T) and Indicator (I) Registers: Indicator register is used to hold the current match patterns and temporary registers are used to hold the prior match patterns.
what is ment by avl tree n insertion n deletion ,2-3 tress insertion n deletion
Write down the general model for the translation process. For the translation process the general model can be represented as given here:
This assignment is based around two UK websites. In order to avoid difficulties such as the websites changing, or disappearing, we have downloaded these websites and you can find t
Generally the register storage is faster than cache andmain memory. Also register addressing uses much shorter addresses than addresses for cache and main memory. Though the number
What is the number of control lines for a 8 - to - 1 multiplexer ? Ans. There are 3 control lines, for an 8 to 1 Multiplexer. The control signals are utilized to steer any one
what is the minimum number of page faults for an optimal page replacement strategy?
What is Constrained-Random Verification ? As ASIC and system-on-chip (SoC) designs continue to increase in size and complexity, there is an equal or greater increase in the si
How free-space is managed using bit vector implementation? The free-space list is executed as a bit map or bit vector. Each block is shown by 1 bit. If the block is free, the b
Q. Example of asymptotic notations? The function f (n) belongs to the set (g(n)) if there exists positive constants c such that for satisfactorily large values of n we have 0
Using your cache simulator and using smalltex.din as your memory trace determine the total miss rate, compulsory miss rate, capacity miss rate, and conflict miss rate for the follo
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd