Example on hamming error correcting code, Computer Engineering

Assignment Help:

Q. Example on hamming error correcting code?

For illustration a 4-bit matching word can stand for 24=16 values that range from 0 to 15 as:

0000, 0001, 0010, 0011, 0100, 0101, 0110, 0111

1000, 1001, 1010, 1011, 1100, 1101, 1110, 1111

Value 0000 or 0 represent no error while other values that are 2i-1 (for 4 bits 24- 1=15 which is from 1 to 15) signify an error condition. Every one of these 2i - 1(or 15 for 4 bits) values can be used to signify an error of an individual bit. Because error can take place at the time of transmission of 'N' bit data and 'i' bit error correction code hence we need to have as a minimum 'N+i' error values to signify them. Thus number of error correction bits must be found from subsequent equation:

2i - 1     >= N+i

If we are presuming 8-bit word then we need to have

2i - 1     >= 8+i

Say at

i=3                     LHS = 23 -1 = 7; RHS = 8+3 = 11 

           i=4                      2i-1 = 24 - 1 = 15; RHS = 8+4 = 12  

Thus for an eight-bit word we need to have as a minimum four-bit error correction code for detecting and correcting errors in a single bit at the time of transmission.

In the same way for 16 bit word we require i = 5

25 -1 = 31 and 16+i = 16+5 = 21

For 16-bit word we require five error correcting bits.

Let's explain this with help of an illustration:

Let's presume 4 bit data as 1010

The logic is displayed in subsequent table:

Source:

This complete information that is (data and P1

1665_Example on hamming error correcting code.png

to P4) is transmitted.  

Presuming one bit error in data.

1140_Example on hamming error correcting code1.png

So  P1  - D1, P3 - D3, P4  -D4 pair are different so, as per Figure b1 is in error, so correct it by completing b1 to get correct data 1010.

Case 2:   Data Received as 1000  (Error in b2)

So   P1 - D1, P2 - D2,   P4 - D4 pair are different so as per figure bit b2 is in error.  So correct it by complementing it to get correct data 1010.

727_Example on hamming error correcting code2.png

Case 3:  

Now let's take a case when data received is correct however on receipt one of parity bit let's say P4 become 0.  Please note in this matter because data is 1010 destination parity bits would be D1=0, D2=1, D3=0, D4=1.  So P1- D1, P2 - D2, P3 - D3 would be same however P4 -D4 are different. This doesn't belong to any of combinations in Figure above. So we conclude P4 received is wrong.


Related Discussions:- Example on hamming error correcting code

Explain session layer of osi model, Explain Session Layer of OSI Model. ...

Explain Session Layer of OSI Model. The session layer manages, establishes and terminates communication sessions. Communication sessions contain service of requests and serv

Logical representations, Logical Representations: If all human beings ...

Logical Representations: If all human beings spoke the same language, there would be a much more less misunderstanding in the world. The problem regarding with software engine

Explain vector processing issues in pipelining, Vector Processing   A...

Vector Processing   A vector is an ordered set of similar type of scalar data items. The scalar tem may be a logical value, an integer or a floating point number. Vector proce

Dma controllers - computer architecture, DMA controllers in computer system...

DMA controllers in computer system:   DMA Controller   Part of the I/O device interface   DMA Channels   Performs functions that in general would be performed by t

Using information in information system, Using Information in Information S...

Using Information in Information System Information Systems can be thought of as being useful at three levels:  The detail level where information is used to carry out disc

Fibre optics, #questifind core radius for single mode operation at 850nm in...

#questifind core radius for single mode operation at 850nm in SI fibre with n1=1.480 & n2=1.47 what is NAon..

Define sr flip flop - sr latch with nor gate, Define SR Flip Flop - SR latc...

Define SR Flip Flop - SR latch with NOR Gate? The SR Flip flop neither is a circuit with two cross-coupled NOR gates or two cross-coupled NAND gates. SR

Find the maximum and minimum number-binary, What is the maximum and minimum...

What is the maximum and minimum number in the range of a 7-digit number for each of the following cases? Express all numerical answers in both the original base and its decimal (ba

Rubbers, engineering plastics ,rubbers ,composites

engineering plastics ,rubbers ,composites

Recent parallel programming models, A model for parallel programming is an ...

A model for parallel programming is an abstraction in addition its machine architecture is independent. A model is able to be implemented on different hardware and memory architect

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd