Explain about RISC pipelining, Computer Engineering

Assignment Help:

Q. Explain about RISC PIPELINING?

Instruction pipelining is frequently used to increase performance. Let's consider this in context of RISC architecture. In case of RISC machines most of the operations are register-to-register. Consequently the instructions can be executed in two stages:

 F: Instruction Fetch to get instruction.

 E: Instruction Execute on register operands as well as store results in register.

Generally the memory access in RISC is performed by STORE and LOAD operations. For these instructions subsequent steps may be required:

F: Instruction Fetch to get instruction

E: Effective address calculation for desired memory operand

D: Register to memory or Memory to register data transfer by bus.


Related Discussions:- Explain about RISC pipelining

#computer architecture, explain common bus system with the help of neat dia...

explain common bus system with the help of neat diagram in basic computer.

Illustration of display on video monitor, Q. Illustration of Display on Vid...

Q. Illustration of Display on Video Monitor? Displaying a single character ; display contents of BL register (Presume that it has a single character) MOV AH, 02H MOV D

Persuasive communication , 1)   Discuss various types of persuasive communi...

1)   Discuss various types of persuasive communication you might be needed to write or present in your professional and personal life. 2)    Describe two ways to organize a resume

Unification - artificial intelligence, Unification - Artificial intelligenc...

Unification - Artificial intelligence: We have said that the laws of inference for propositional logic detailed in the previous lecture can also be used in first-order logic.

Identify the fastest logic gate, Which of the following is the fastest logi...

Which of the following is the fastest logic ECL, TTL, CMOS or LSI ? Ans. The fastest logic is ECL.

Explain about the flash memories, Explain about the Flash memories Thes...

Explain about the Flash memories These are re-writable non-volatile memories evolved from EEPROM; they are generally connected to the USB port on the computer enabling a user t

Control unit (cu)-array processing, Control Unit (CU)  : Every PEs are unde...

Control Unit (CU)  : Every PEs are under the control of one control unit. CU controls the inter communication among the PEs. There is a local memory of CU also known as CY memory.

Describe the term- systems analysis, Describe the term- Systems Analysis ...

Describe the term- Systems Analysis A systems analysis team is every so often brought in to improve on an existing system. Often this involves moving from a paper-based filing

Strategy used for the project design, This project is divided to two parts ...

This project is divided to two parts (hardware and software) each with is subtask and consideration was given in all areas in order to meet the target specification. Solutions are

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd