Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Multiple Instruction and Single Data stream (MISD)
In this association, multiple processing elements are structured under the control of multiple control units. Each control unit is handling single instruction stream and processed through its corresponding processing element. But single processing element is processing only a one data stream at a time. Hence, for handling single data stream and multiple instruction streams, multiple processing elements and multiple control units are organised in this classification. All processing elements are relate with the common shared memory for the organisation of one data stream as given in Figure 6. The only identified instance of a computer capable of MISD operation is the C.mmp built by Carnegie-Mellon University.
This type of computer organisation is denoted as:
Is > 1
Ds = 1
This classification is not popular in commercial machines as the thought of single data streams implementing on multiple processors is rarely functional. But for the particular applications, MISD organisation can be very useful. For example, Real time computers need to be fault tolerant where several processors implement the same data for producing the redundant data. This is also called as N- version programming. All these redundant data are measured to as results which should be similar; otherwise faulty unit is returned. Thus MISD machines can be useful to fault tolerant real time computers.
what is parsin? Source programmed statements are observed as tokens, recognizing, building block of language the task of scanning the source statement and classifying the diff
Question 1: a) What are the phases of video production? b) What do you mean by storyboards? c) What are the differences between Point and Area (or Paragraph) Text?
The devices on the I2C bus are either masters or slaves. The master is the device that is responsible for driving the SCL clock line, while the slaves are the devices that respond
Difficulties - canonical genetic algorithm: Therefore the first big problem we face whether designing an "AI" agent to perform a GA-style search is how to represent the soluti
What is Race condition? Race condition: The circumstances where several processes access - and manipulate shared data-concurrently. The last value of the shared data depends
The octal equivalent of (247) 10 is ? Ans. (247) 10 = (367) 8
CPU burst time indicates the time, the process needs the CPU. The following are the set of processes with their respective CPU burst time (in milliseconds). Process
Can you list out some of enhancements in Verilog 2001? In earlier version of Verilog, we use 'or' to specify more than one element in sensitivity list. In Veri
What is Verilog Verilog language is still rooted in it's native interpretative mode. Compilation is a means of speeding up simulation however has not changed the or
What is the basic approach of page replacement? If no frame is free is available, find one that is not currently being used and free it. A frame can be freed by writing its co
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd