Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Q. Major problems associated in writing with cache memories?
The data in main and cache memory can be written by processors or I/O devices. The major problems associated in writing with cache memories are:
a) The contents of cache and main memory can be changed by more than one device. For illustration CPU can write to caches and I/O module can directly write to main memory. This can result in inconsistency in values of main and cache memory.
b) In case of multiple CPUs with different cache a word changed in one cache automatically invalidates that specific word in other cache as well.
The proposed schemes for writing in system with caches are:
(a) Write through: Write the data in main memory as well as cache memory. The other CPUs - Cache combination has to watch with traffic to main memory and make appropriate modification in contents of cache. The drawback of this scheme is that a bottleneck is created because of large number of accesses to main memory by different CPUs.
(b) Write block: In this technique updates are made only in cache, setting a bit known as Update bit. Only those blocks whose update bit is set is replaced in main memory. However here all accesses to main memory whether from other CPUs or I/O modules required from cache resulting in complex circuitry.
(c) Instruction Cache: An instruction cache is one that is used for accessing only instructions and nothing else. Benefit of such a cache is that as instructions don't change we do not need to write instruction cache back to memory unlike data storage cache.
Explain POP (Post Office Protocol). The Post Office Protocol gives remote access to an electronic mail box. The protocol permits a user's mailbox to reside on a computer which
Investigate the MIPS programmers model and develop an object-oriented design that will reflect aspects of the MIPS architecture. Consider the functional units of the architecture a
How many 128 × 8 RAM chips are required to provide a memory capacity of 2048 bytes. Ans. Available here RAM chips = 128 x 8 Required the memory capacity = 2048 x 8 No. of chip
Difference between the symmetric and assymetric multiprocessing
Q. Illustrate Minimization of Gates? The generalization of Boolean expression is much useful for combinational circuit design. The subsequent three techniques are used for this
explain the construction and working of calomel electrode
Image Segmentation with Minimum Spanning Forests (50 points). Develop a Python 3 implementation of the image segmentation algorithm that we explored on the first day of class. Your
Explain in detail about Operating Systems (OS) Operating system (OS) is a program which after being initially loaded into computer by a boot program, manages all the other appl
Q. Illustrate Clock signals of clock pulse generator? Synchronization in a sequential circuit is attained by a clock pulse generator that gives continuous clock pulse. Figure
i just want the experiment to be taken , on Grid Security........
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd