Major problems associated in writing with cache memories, Computer Engineering

Assignment Help:

Q. Major problems associated in writing with cache memories?

The data in main and cache memory can be written by processors or I/O devices. The major problems associated in writing with cache memories are:

a) The contents of cache and main memory can be changed by more than one device. For illustration CPU can write to caches and I/O module can directly write to main memory. This can result in inconsistency in values of main and cache memory.

b) In case of multiple CPUs with different cache a word changed in one cache automatically invalidates that specific word in other cache as well.

The proposed schemes for writing in system with caches are:

(a) Write through: Write the data in main memory as well as cache memory. The other CPUs - Cache combination has to watch with traffic to main memory and make appropriate modification in contents of cache. The drawback of this scheme is that a bottleneck is created because of large number of accesses to main memory by different CPUs.

 (b) Write block: In this technique updates are made only in cache, setting a bit known as Update bit. Only those blocks whose update bit is set is replaced in main memory. However here all accesses to main memory whether from other CPUs or I/O modules required from cache resulting in complex circuitry. 

 (c) Instruction Cache: An instruction cache is one that is used for accessing only instructions and nothing else. Benefit of such a cache is that as instructions don't change we do not need to write instruction cache back to memory unlike data storage cache.


Related Discussions:- Major problems associated in writing with cache memories

Prolog programming language - artificial intelligence, Prolog Programming L...

Prolog Programming Language - Artificial intelligence: Most of the programming languages are procedural: the programmer specifies exactly the correct instructions (algorithms)

Address phase - computer architecture, Address phase: A PCI bus transa...

Address phase: A PCI bus transaction starts having an address phase. The initiator,  after seeing that it has GNT# and the bus is inactive, drives the target address onto the

Explain what are the different hazards, There are situations, called hazard...

There are situations, called hazards that stop the next instruction in the instruction stream from implementing during its designated clock cycle. Hazards decrease the performance

What is the network service access policy, What is the Network Service Acce...

What is the Network Service Access Policy A high-level, issue-specific policy which defines those services that are allowed or denied from the restricted network. It also co

Differences b/w user level and kernel supported threads, What are the diffe...

What are the differences between user level threads and kernel supported threads? A thread, sometimes termed a lightweight process (LWP), is a fundamental unit of CPU utilizati

What are the types of pipeline hazards, What are the types of pipeline haza...

What are the types of pipeline hazards? The various pipeline hazards are:  1. Data hazard  2. Structural Hazard  3. Control Hazard.

Development tools environment , Main Objectives: • MPLAB In-Circuit Debugg...

Main Objectives: • MPLAB In-Circuit Debugger (ICD 2) functionality • ICD 2 Connection design • MPLAB ICD 2 setup with the PC and Interface board designed • I²C Protocol buses tech

Explain the term electronic data interchange (edi), Explain the term Electr...

Explain the term Electronic Data Interchange (EDI). Electronic Data Interchange (EDI) may be generally easy to understand as the replacement of paper-based purchase orders alon

Recursion, Ask qurecurrion for short noteestion

Ask qurecurrion for short noteestion

Define device interface, Define device interface. The buffer registers ...

Define device interface. The buffer registers DATAIN and DATAOUT and the status flags SIN and SOUT are part of circuitry commonly called as a device interface.

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd