Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Q. Major problems associated in writing with cache memories?
The data in main and cache memory can be written by processors or I/O devices. The major problems associated in writing with cache memories are:
a) The contents of cache and main memory can be changed by more than one device. For illustration CPU can write to caches and I/O module can directly write to main memory. This can result in inconsistency in values of main and cache memory.
b) In case of multiple CPUs with different cache a word changed in one cache automatically invalidates that specific word in other cache as well.
The proposed schemes for writing in system with caches are:
(a) Write through: Write the data in main memory as well as cache memory. The other CPUs - Cache combination has to watch with traffic to main memory and make appropriate modification in contents of cache. The drawback of this scheme is that a bottleneck is created because of large number of accesses to main memory by different CPUs.
(b) Write block: In this technique updates are made only in cache, setting a bit known as Update bit. Only those blocks whose update bit is set is replaced in main memory. However here all accesses to main memory whether from other CPUs or I/O modules required from cache resulting in complex circuitry.
(c) Instruction Cache: An instruction cache is one that is used for accessing only instructions and nothing else. Benefit of such a cache is that as instructions don't change we do not need to write instruction cache back to memory unlike data storage cache.
Minimax search: Always notice there that the process above was in order for player one to choose his and her first move for that. The whole entire process would require to fre
Name the four steps in pipelining. Fetch : Read the instruction from the memory. Decode : Decode the instruction and get the source operand. Execute : Perform the operat
The default Look and Feel of swing components are Java Look-and-Feel.
Each student will be assigned a binary system. The experimental references and the conditions are indicated in the table below. The student should make use of software available on
In 32bit IP Addressing scheme all 1's represent? All 1's represent limited broadcast in 32 bit IP Addressing scheme.
What are the user interfaces of interactive lists? If you require the user to communicate with the system during list display, the list must be interactive. You can describe
Q. Design a half adder? In half adder inputs are: The augend let's say 'x' and addend 'y' bits. The outputs are sum 'S' and carry 'C' bits. Logical relationship betwee
how to find the integral of a function represented by collection of experimental data
What is the role of MAR and MDR? The MAR (memory address register) is used to hold the address of the location to or from which data are to be transferred and the MDR(memory d
Production-Centered Virtual Manufacturing It utilizes simulation ability to manufacturing process models along with the purpose of permitting inexpensive, fast evaluation of va
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd