Major problems associated in writing with cache memories, Computer Engineering

Assignment Help:

Q. Major problems associated in writing with cache memories?

The data in main and cache memory can be written by processors or I/O devices. The major problems associated in writing with cache memories are:

a) The contents of cache and main memory can be changed by more than one device. For illustration CPU can write to caches and I/O module can directly write to main memory. This can result in inconsistency in values of main and cache memory.

b) In case of multiple CPUs with different cache a word changed in one cache automatically invalidates that specific word in other cache as well.

The proposed schemes for writing in system with caches are:

(a) Write through: Write the data in main memory as well as cache memory. The other CPUs - Cache combination has to watch with traffic to main memory and make appropriate modification in contents of cache. The drawback of this scheme is that a bottleneck is created because of large number of accesses to main memory by different CPUs.

 (b) Write block: In this technique updates are made only in cache, setting a bit known as Update bit. Only those blocks whose update bit is set is replaced in main memory. However here all accesses to main memory whether from other CPUs or I/O modules required from cache resulting in complex circuitry. 

 (c) Instruction Cache: An instruction cache is one that is used for accessing only instructions and nothing else. Benefit of such a cache is that as instructions don't change we do not need to write instruction cache back to memory unlike data storage cache.


Related Discussions:- Major problems associated in writing with cache memories

Instruction set design considerations, Some of the fundamental consideratio...

Some of the fundamental considerations for instruction set design includes selection of:  A set of data-types (For example: integers, long integers, doubles, character strin

Design an or to and gates combinational network, Q. Design an OR to AND gat...

Q. Design an OR to AND gates combinational network for the following Boolean expression:   ABCD + A'BC'D + A'BC'D' + A'BCD + (A'B'C'D' + AB'CD) Two terms in parenthesis are Don

Why schottky transistors preferred over other transistors , In digital ICs,...

In digital ICs, Schottky transistors are preferred over normal transistors because of their ? Ans. Lower  propagation  delay  in digital ICs, as  shottky  transistors  reduce

Differentiate between adaptive and non-adaptive routing, Differentiate betw...

Differentiate between adaptive and non-adaptive routing. Adaptive routing defines the ability of a system, by which routes are characterised through their destination, to cha

Efficiency - metrics for performance evaluation, Q. Efficiency - Metrics fo...

Q. Efficiency - Metrics for performance evaluation? The other significant metric employed for performance measurement is efficiency of parallel computer system it implies that

What features are needed to implement top down parsing, The features are ne...

The features are needed to implement top down parsing are? Ans. Source string marker, Prediction making mechanism and also matching and backtracking mechanism features are need

What are the uses of router, What are the uses of Router? Router: ...

What are the uses of Router? Router: A router is used to transfer or route data among two or more similar networks. This determines the next network point to that a data

Natural interfaces, A breakthrough in the AI intelligence the development ...

A breakthrough in the AI intelligence the development of natural interfaces is a prerequisite to the optimal use of computers by human beings. It incorporates: a. Natural La

What will be its digital output of an 8-bit ADC, An 8-bit successive approx...

An 8-bit successive approximation ADC has a resolution of 20mV.  What will be its digital output for an analog input of 2.17V? Ans: Given data Resolution =20mv Analog input =2.

Explain the test instruction, Explain the TEST instruction TEST instru...

Explain the TEST instruction TEST instruction performs the AND operation. The difference is that AND instruction changes the destination operand whereas TEST instruction doesn

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd