Loops and subroutines, Electrical Engineering

Assignment Help:

1.....If viewing this through the Assignment tool, click the title above to go to the Submissions area.

Introduction

The purpose of this experiment is to examine the operation of loops and their close equivalent, subroutines.

Procedure

1. How many times does each loop execute?

2. Assemble and link to create LOOPS.EXE. Run the program.

3. Comment out the PUSH AX and POP AX instructions. Re-assemble, link, and run. Comment on any changes. Explain how the changes, if any, occurred.

4. Put the PUSH AX and POP AX instructions back in.

5. Take instructions from inside the loop and place them in a subroutine (or procedure). Thus, the loop will call the subroutine once each pass. Only instructions that directly control the looping should stay.

6. Assemble, link, and run the program. You should get the same results. Email the final ASM file.

7. Assemble and link to create LOOPS2.EXE. Run the program. Explain why the loop pass counter value shown is correct.

8. This file contains errors! Edit the file to correct the errors, then assemble, link, and run. Warning! The program may assemble and link correctly and still have errors that may crash your DOS window. The correct result in AL is 7.

9. Submit your findings.

Downloaded copy of Program LOOPS.ASM: Count the number of passes through a loop.

;

        .MODEL SMALL

        .DATA

LOOPS   DW    ?

MSG     DB    'The number of loop passes is '

TENTHOS DB    ?

THOUS   DB    ?

HUNS    DB    ?

TENS    DB    ?

ONES    DB    ?

        DB    0DH,0AH,'$'

 

        .CODE

        .STARTUP

        MOV   AX,0      ;clear loop pass counter

;

;place user loop code here.

;Make sure INC  AX is inside the innermost loop.

;

        MOV   BX,0FF98H

BAK:    PUSH  AX

        MOV   CX,1234H

        MOV   DX,5678H

        XOR   CX,DX

        MOV   AX,9ABCH

        XOR   CX,AX

        POP   AX

        INC   AX                ;increment loop pass counter

        DEC   BX

        JNZ   BAK

;

;end of user loop code

;

        MOV   LOOPS,AX          ;display the loop pass counter

        CALL  BTOD

        LEA   DX,MSG 

        MOV   AH,9

        INT   21H

        .EXIT

 

BTOD    PROC  FAR

        MOV   AX,LOOPS    ;load binary input value

        SUB   DX,DX

        MOV   BX,10000

        DIV   BX                ;get 10,000s digit

        ADD   AL,30H

        MOV   TENTHOS,AL

        XCHG  AX,DX

        SUB   DX,DX

        MOV   BX,1000           ;get 1,000s digit

        DIV   BX

        ADD   AL,30H

        MOV   THOUS,AL

        XCHG  DX,AX

        MOV   BL,100

        DIV   BL          ;get hundreds digit

        ADD   AL,30H      ;convert into ASCII digit

        MOV   HUNS,AL     ;and save

        XCHG  AL,AH       ;get remainder

        SUB   AH,AH       ;prepare for division by 10

        MOV   BL,10

        DIV   BL          ;get tens digit

        ADD   AL,30H      ;convert into ASCII digit

        MOV   TENS,AL     ;and save

        ADD   AH,30H      ;convert ones digit into ASCII

        MOV   ONES,AH     ;and save

        RET

BTOD    ENDP

        END


Related Discussions:- Loops and subroutines

Determine the signal bandwidth and the amplitudes, Determine the signal ban...

Determine the signal bandwidth and the amplitudes, Computer Networking

Explain atomic structure & energy band diagram of germanium, Explain Atom...

Explain Atomic structure and Energy Band Diagram of Germanium. Germanium : This is one of the most common semiconductor material utilized in the application in electronics.

Microelectronic technologies and applications, The assignment comprises two...

The assignment comprises two parts, a CPLD Design Exercise and a CPLD Design Project. The CPLD Design Exercise will enable you to acquire competance in programmable logic design

Explain the nand gates - microprocessor, Explain the NAND Gates - Microproc...

Explain the NAND Gates - Microprocessor? The NAND GATE is a AND gate with the output inverted. Consequently the outputs of a NAND gate would be the opposites of the outputs of a A

DLD, DESIGN SR LATCH WITH UNIVARSAL LOGIC GATES.DRAW AND EXPLAIN THE LOGIC ...

DESIGN SR LATCH WITH UNIVARSAL LOGIC GATES.DRAW AND EXPLAIN THE LOGIC DIAGRAMS

Find current in bjt, Q. A BJT is biased by the method shown in Figure. If V...

Q. A BJT is biased by the method shown in Figure. If V BEQ = 0.7V, β = 100, V CEQ = 10 V, and I CQ = 5 mA, find I 1 , I 2 , and IEQ.

Determine the bit-error probability for the two systems, Let both coherent ...

Let both coherent ASK and coherent PSK systems transmit the same average energy per bit interval and operate on the same channel such that E b /N 0 = 18. Determine the bit-error p

Jfet ampli?er circuit, Q. For the CS JFET ampli?er circuit of Figure, R D ...

Q. For the CS JFET ampli?er circuit of Figure, R D = 2k and R L = 3k. The JFET with ro = 15 k has a voltage gain A v1 =-4.5 when the entire source resistance is bypassed. Fin

Chemical vapour deposition, Explain chemical vapour deposition method for t...

Explain chemical vapour deposition method for the preparation of nanomaterial and its properties

Frequency stability of quartz crystals, Q. Frequency stability of quartz cr...

Q. Frequency stability of quartz crystals ? The amount of frequency deviation from the ambient temperature frequency over the operating temperature range. This deviation is ass

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd