Logical difference among move a to b and compute b = a, Computer Engineering

Assignment Help:

What is the logical difference among Move A TO B and COMPUTE B = A?

Ans) In case of Move A TO B it will move whatever the value of a in to b.

It mean it will move numeric, alphanumeric and alphabetic value.

In case of COMPUTE B = A it will assign the value of a in to b.

But in case of compute only numeric value will be compute.

mov a,b Ans- means whatever the data present on the 'b' it will move into 'a'

 

 


Related Discussions:- Logical difference among move a to b and compute b = a

Central processing unit - computer architecture, Central processing unit (C...

Central processing unit (CPU) : The part of the computer which executes program instructions is known as the processor or central processing unit (CPU). CPU is over single ele

Explain functions introduction, Common used functions are placed within lib...

Common used functions are placed within libraries in the SQABasic directory. Files ending with ".SBH" have the public interface they give to other libraries and scripts. Files endi

Working of fully parallel associative processor, Q. Working of Fully Parall...

Q. Working of Fully Parallel Associative Processor? Fully Parallel Associative Processor: This processor accepts the bit parallel memory organisation. There are 2 kinds of this

State the term- use a define function, State the term- Use a define functio...

State the term- Use a define function This is almost exactly the same approach as #define and -D compiler arg that C programs use. In your  Verilog  code,  use  a  'define  to

How to develop an object model, How to develop an object model To deve...

How to develop an object model To develop an object model firstly identify classes and their associations, as they affect overall problem structure and approach. Then prepare

What do you meant by static and dynamic modeling, Static modeling is used t...

Static modeling is used to state structure of the objects that are in the problem domain. These are expressed using class, object and USECASE diagrams. But Dynamic modeling sig

Write miss policy - cache memories, WRITE MISS POLICY:   Write allo...

WRITE MISS POLICY:   Write allocate   fetch on write   fetch entire block, then write word into block   allocate a new block on each writ   allocate block, but

Define interrupts, Interrupts are signals which cause the CPU to suspend th...

Interrupts are signals which cause the CPU to suspend the currently executing program and transfer to a special program known as an interrupt handler. Interrupt handler determines

What are the major systems of a telecommunication network, What are the maj...

What are the major systems of a telecommunication network? The main systems of any telecommunication network may contain the following main systems: a. Subscriber end instr

Vector processing with pipelining-vector processing, Vector Processing with...

Vector Processing with Pipelining: Since in vector processing, vector instructions perform the similar computation on dissimilar data operands repeatedly, vector processing is most

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd