Input output interface-microprocessor, Assembly Language

Assignment Help:

I/O interface

I/O  devices such as displays and keyboards  establish  communication of computer with outside world. Devices may be interfaced in 2 ways Memory mapped I/O and I/O MAPPED I/O. In I/O mapped I/O, device is recognized with a unique device number and data are transferred thru IN/OUT instruction. Memory mapped I/O each device is recognize with 16 bit address. I/O devices are considered as a part of memory related instruction and memory is used for data transfer.

An I/O interface might be able to

o    To Determine whether or not it is being interfaced

o   To Determine whether it has to send data to CPU or receive data from CPU

o   For Send ready signal informing CPU that transfer is over

o   For Send interrupt Requests to CPU and receive interrupt acknowledgement and send an interrupt type.

An Interface may be divided into 2 parts and a. A part that interfaces to the system bus  and a part that interfaces to the I/O device. There might be receivers  and drivers to maintain signal quality, logic for translating the interface control signals to proper handshaking signals, logic for decoding address that seem on the bus.

Handshaking signals are utilized to determine in which direction transfer has to take place whether to CPU or from CPU. It should determine whether it is a WRITE or READ operation. Interrupt signals also might be handled here.

Address decoder determine whether it is Memory mapped I/O and I/O mapped I/O from one of the bits. If the decoder find that an interface is referenced it sends signal to the suitable device.

Interfaces may be categorized according to the way I/O devices transfer data either in parallel or serial form.

 


Related Discussions:- Input output interface-microprocessor

Operating System, Why is the capability to relocate processes desirable?

Why is the capability to relocate processes desirable?

Read architecture:look through-microprocessor, Read Architecture: Look Thro...

Read Architecture: Look Through Main memory that located is conflicting the system interface. The least concerning feature of this cache unit is that it remain between the proc

Al registre, check the al-register for palindromic number

check the al-register for palindromic number

Bitwise logical and shift operations, Part A: Bitwise Logical and Shift Op...

Part A: Bitwise Logical and Shift Operations Create a SPARC assembly language program that extracts a bit-field from the contents of register %l0. The position of the rightmos

Procedures, How to define procedures?

How to define procedures?

Program for generate mips assembly code that runable on spim, Project Overv...

Project Overview In this series of projects you will write a compiler for a small subset of Pascal.  In this assignment, you will start writing the syntax analysis and code gen

Operating System, Why is the capability to relocate processes desirable?

Why is the capability to relocate processes desirable?

Cache controller-microprocessor, Cache controller The cache controller ...

Cache controller The cache controller is the mind of the cache.  Its responsibilities include:  performing the  snarfs and snoops, updating the  TRAM  and SRAM and implementing

Declare a constant in assembly language, Declare 1 constant. This can be do...

Declare 1 constant. This can be done just below the prototype section. Put the following divider above the constant section. ;************************ Constants ****************

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd