Implementing protection with virtual memory, Computer Engineering

Assignment Help:

Implementing Protection with Virtual Memory - computer architecture:

To enable the operating system to implement protection in the VM system, the HW have to:

I. Support at least 2 modes that denoted whether the running process is a user process (executive process) or an operating system process (kernel/supervisor process).

II. Provide a part ion of the CPU state that a user process may read but not write (includes supervisor mode bit).

  • Provide mechanism where the CPU may go from user mode to supervisor mode (accomplished by a system call exception) and vice versa (return from exception instruction).

o   Only operating system process may change page tables. Page tables are held in operating system address space thereby preventing a user procedure from changing them. 

o   When processes desire to share information in a restricted way, the OS have to assist them.

o   The write access bit (in both the TLB and the page table) can be used to limit the sharing to only read sharing.

 


Related Discussions:- Implementing protection with virtual memory

Performance of a parallel algorithm - number of processors, Factor which he...

Factor which helps in analysis of parallel algorithms is the total number of processors needed to deliver a solution to a provided problem. So for a given input of size let's say n

Show the divide and conquer approach, Q. Show the Divide and Conquer approa...

Q. Show the Divide and Conquer approach? Divide and Conquer approach is the way of making a complicated problem easier.  In this approach larger problem (System) is divided int

Characteristics of magnetic disk, Q. Characteristics of Magnetic disk? ...

Q. Characteristics of Magnetic disk? Tracks and Sectors: Disk is divided in concentric rings known as tracks. Thus a track is one complete rotation of disk underneath read/wr

Explain transmission gate-based d-latch, The Transmission-Gate input is lin...

The Transmission-Gate input is linked to the D_LATCH data input (D), the control input to the Transmission-Gate is linked to the D_LATCH enable input (EN) and the Transmission-Gate

How does computer know whether arriving frame has ARP msg, How does a compu...

How does a computer know whether an arriving frame contains an ARP message? Explain. The type field into the frame header gives that the frame contains an ARP message. A sender

Interface constructors, Describe a interface 'Human' with methods as walk' ...

Describe a interface 'Human' with methods as walk' and 'speak'. Describe a class 'User' implementing 'Human'. Describe a work() method in User class.Add a class 'Person' also execu

Design a sample counter, Let's design a synchronous BCD counter. A BCD coun...

Let's design a synchronous BCD counter. A BCD counter follows a sequence of ten states and returns to 0 after count of 9. These counters are also known as decade counters. This typ

Various interconnection networks-fully connected, Various Interconnection N...

Various Interconnection Networks Fully connected: This is the most controlling interconnection topology.In this each node is directly linked to all other nodes. The shortcomi

Explain communications and synchronization, Communications Parallel t...

Communications Parallel tasks normally have to exchange data. There are various manners in which this can be achieved like over a network or through a shared memory bus. The

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd