Implementing protection with virtual memory, Computer Engineering

Assignment Help:

Implementing Protection with Virtual Memory - computer architecture:

To enable the operating system to implement protection in the VM system, the HW have to:

I. Support at least 2 modes that denoted whether the running process is a user process (executive process) or an operating system process (kernel/supervisor process).

II. Provide a part ion of the CPU state that a user process may read but not write (includes supervisor mode bit).

  • Provide mechanism where the CPU may go from user mode to supervisor mode (accomplished by a system call exception) and vice versa (return from exception instruction).

o   Only operating system process may change page tables. Page tables are held in operating system address space thereby preventing a user procedure from changing them. 

o   When processes desire to share information in a restricted way, the OS have to assist them.

o   The write access bit (in both the TLB and the page table) can be used to limit the sharing to only read sharing.

 


Related Discussions:- Implementing protection with virtual memory

Meaning of convergence regarding e-commerce, What does the term convergence...

What does the term convergence mean regarding E-commerce? Convergence regarding e-commerce: The capability to leverage and integrate the different data sources and proces

How can a shift register be used as a counter, What is a shift register? Ca...

What is a shift register? Can a shift register be used as a counter? If yes, explain how?     Ans: Shift Register: A register wherein data gets shifted towards left or right

War (write after read) - data hazards , WAR (write after read) - Data hazar...

WAR (write after read) - Data hazards in computer architecture: WAR (write after read) - j tries to write at destination before it is read by i , hence i  wrongly gets the n

State of the register, What is the state of the register in Figure  after e...

What is the state of the register in Figure  after every clock pulse if it begins in the 101001111000 state?

Array to be sorted is partitioned again and again, The sorting method where...

The sorting method where array to be sorted is partitioned again and again in such a way that all elements less than or equivalent to partitioning element appear before it and thos

Real life business subsystems, Real Life Business Subsystems A Subsyst...

Real Life Business Subsystems A Subsystem is a component of a System even though it can also be described as a system in its own right. Consider a manufacturing firm. It compr

Explain fixed arithmetic pipelines, Fixed Arithmetic pipelines We take ...

Fixed Arithmetic pipelines We take the illustration of multiplication of fixed numbers. Two fixed point numerals are added by ALU (Arithmetic and logic unit) using shift and ad

What are interrupts, What are interrupts?  Interrupt: An interrupt i...

What are interrupts?  Interrupt: An interrupt is a hardware mechanism which enables an external device, classically input/output devices, to send a signal to the CPU. An int

Host computer-array processing, Host Computer:  An array processor may be a...

Host Computer:  An array processor may be attached to a host computer by the control unit. The reason of the host computer is to broadcast a sequence of vector instructions by CU t

Learning weights in perceptrons, Learning Weights in Perceptrons In det...

Learning Weights in Perceptrons In detail we will look at the learning method for weights in multi-layer networks next chapter. The following description of learning in percept

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd