Implementing protection with virtual memory, Computer Engineering

Assignment Help:

Implementing Protection with Virtual Memory - computer architecture:

To enable the operating system to implement protection in the VM system, the HW have to:

I. Support at least 2 modes that denoted whether the running process is a user process (executive process) or an operating system process (kernel/supervisor process).

II. Provide a part ion of the CPU state that a user process may read but not write (includes supervisor mode bit).

  • Provide mechanism where the CPU may go from user mode to supervisor mode (accomplished by a system call exception) and vice versa (return from exception instruction).

o   Only operating system process may change page tables. Page tables are held in operating system address space thereby preventing a user procedure from changing them. 

o   When processes desire to share information in a restricted way, the OS have to assist them.

o   The write access bit (in both the TLB and the page table) can be used to limit the sharing to only read sharing.

 


Related Discussions:- Implementing protection with virtual memory

What is basic time division switching, What is Basic Time Division Switch...

What is Basic Time Division Switching? Basic Time Division Switching: The functional blocks of a memory based time division switching switch is demonstrated in figure and i

What is the standard template library (stl), A library of container templat...

A library of container templates approved by the ANSI committee for inclusion in the standard C++ specification. A programmer who then launches into a discussion of the generic

VLSI implementation of control unit, Q. VLSI Implementation of Control Unit...

Q. VLSI Implementation of Control Unit? A main potential advantage of RISC is VLSI implementation of microprocessor. VLSI Technology has decreased the delays of transfer of inf

Vector reduction instructions-vector processing, Vector reduction Instructi...

Vector reduction Instructions : When operations on vector are being deduced to scalar items as the result, then these are the vector reduction instructions. These instructions are

Microprocessors and interfaces, #question.write cycle timing diagram for ma...

#question.write cycle timing diagram for maximum mode of 8086 microprocessor.

What is super scalar architecture, Super scalar architecture Pentium m...

Super scalar architecture Pentium microprocessor is organized with three execution units. One executes floating-point instructions and other two (U-pipe and V-pipe) execute in

Back propagation learning routine, Back propagation Learning Routine - Aart...

Back propagation Learning Routine - Aartificial intelligence As with perceptrons, the information in the network is stored in the weights, so the learning problem comes down to

Architecture of world wide web with the basic entities, Explain architectur...

Explain architecture of World Wide Web with the basic entities. The architecture of the World Wide Web, demonstrated below, is the one of clients, as like Netscape, Lynx or Int

Explain the life cycle of a process, Explain the life cycle of a process ...

Explain the life cycle of a process Each procedure has a life cycle, which consists of execution, creation and termination phases of the procedure.  A method may create severa

What is a scope resolution operator, A scope resolution operator (::), can ...

A scope resolution operator (::), can be used to describe the member functions of a class outside the class.

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd