Implementing protection with virtual memory, Computer Engineering

Assignment Help:

Implementing Protection with Virtual Memory - computer architecture:

To enable the operating system to implement protection in the VM system, the HW have to:

I. Support at least 2 modes that denoted whether the running process is a user process (executive process) or an operating system process (kernel/supervisor process).

II. Provide a part ion of the CPU state that a user process may read but not write (includes supervisor mode bit).

  • Provide mechanism where the CPU may go from user mode to supervisor mode (accomplished by a system call exception) and vice versa (return from exception instruction).

o   Only operating system process may change page tables. Page tables are held in operating system address space thereby preventing a user procedure from changing them. 

o   When processes desire to share information in a restricted way, the OS have to assist them.

o   The write access bit (in both the TLB and the page table) can be used to limit the sharing to only read sharing.

 


Related Discussions:- Implementing protection with virtual memory

K-nearest neighbor for text classification, Assignment 2: K-nearest neighbo...

Assignment 2: K-nearest neighbor for text classification. The goal of text classification is to identify the topic for a piece of text (news article, web-blog, etc.). Text clas

Implementation of 4-to-1 multiplexer, Implement the Y(A, B, C) = ∑(2,3,5,6)...

Implement the Y(A, B, C) = ∑(2,3,5,6) function using 4-to-1 multiplexer.   Ans. Y(A,B,C)=∑(2,3,5,6) Here we take B,C as the select bits also A as input. To select the input we can

Integrating virtual memory, Integrating Virtual Memory, TLBs, and Caches - ...

Integrating Virtual Memory, TLBs, and Caches - computer architecture:   There are 3 types of misses: 1. a cache miss 2. TLB miss 3. a page fault 2 techniqu

What is tri-state logic, Three Logic Levels are used and they are High, Low...

Three Logic Levels are used and they are High, Low, High impedance state. The high and low are normal logic levels & high impedance state is electrical open circuit conditions. Tri

Ann representation - artificial intelligence, A NN Representation ANNs...

A NN Representation ANNs are skilled on AI lessons because of their inspiration from brain studies and the truth that they are applied in an AI jobs, namely machine learning.

Explain derived equations and models, Each student will be assigned a binar...

Each student will be assigned a binary system. The experimental references and the conditions are indicated in the table below. The student should make use of software available on

What are different ways synchronize between two clock domain, What are the ...

What are the different ways synchronize between two clock domains? The following section describes clock domain interfacing one of the biggest challenges of system-on-chip (SOC

What are the steps in a bdc session, What are the steps in a BDC session? ...

What are the steps in a BDC session? The first step in a BDC session is to recognize the screens of the transaction that the program will process.  Next step is to write a pro

Existential construction - artificial intelligence, The English existential...

The English existential construction involves so-called there-sentences such as these: (1)  There is a dog in the yard (2)  There were no children at the party (3)  There

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd