Illustration of an instruction cycle, Computer Engineering

Assignment Help:

Q. Illustration of an instruction cycle?

Instruction cycle displayed in given figure comprises subsequent stages:

  • First address of the subsequent instruction is calculated based on size of instruction and memory organisation. For an illustration if in a computer an instruction is of 16 bits in addition if memory is organized as 16-bits words then address of subsequent instruction is calculated by adding one in address of current instruction. If the memory is organized as bytes that can be addressed independently then we need to add two in current instruction address to obtain the address of next instruction to be executed in series.
  • Now the subsequent instruction is obtained from a memory location to CPU registers like Instruction register.
  • Subsequent state decodes instruction to decide the type of operation desired and operands to be used.
  • In case operands need to be obtained from memory or by Input devices then the address of memory location or Input device is evaluated.
  • Now the operand is obtained (or operands are obtained one by one) from memory or read from Input devices.
  • Next the operation asked by instruction is carried out.
  • Ultimately the results are written back to memory or Output devices wherever desired by calculating the address of operand and then transferring values to desired destination.

Please remember that multiple results and multiple operands are allowed in many computers. An illustration of such a case may be an instruction ADD A, B. This instruction needs operand A and B to be obtained. 

In some machines a single instruction can activate an operation to be carried out on an array of numbers or string of characters. Such an operation engages repeated fetch for operands without fetching instruction again which is the instruction cycle loops at operand fetch.

1757_Illustration of an instruction cycle.png


Related Discussions:- Illustration of an instruction cycle

What are the properties exposed by activex controls, An ActiveX control has...

An ActiveX control has four types of properties: 1. Stock:-> These are standard properties supplied to each control, such as font / color. The developer must activate stock pro

Illustrate an object model for university system, An object model for unive...

An object model for university system Establishing relationship among various classes in the system is the primary activity. Here, we have a simple model of a University System

What is content addressable memory, What is content addressable memory? ...

What is content addressable memory? The memory unit accessed by the content is known as an associative memory or content addressable memory. This type of memory is accessed con

What is a system call, What is a system call? A  system  call  is  a  r...

What is a system call? A  system  call  is  a  request  made  through  any  program  to  the  operating  system  for performing tasks, picked by a predefined set, that the said

What is refactoring, What is refactoring? Refactoring is explained as t...

What is refactoring? Refactoring is explained as the changes to the internal structure of software to improve its design without changing its external functionality. It is an e

How a shift register can be used as a ring counter, Explain how a shift reg...

Explain how a shift register can be used as a ring counter giving the wave forms at the output of the flipflops. Ans: Shift Register as a Ring Counter: A Ring Counter is a

naming convention in local scope variables, Description Variables show ...

Description Variables show values that can be changed within a procedure or function. Local scope variables are placeholders that reside within a function- or a script-body.

State about the behavioral modeling, State about the Behavioral modeling ...

State about the Behavioral modeling Behavioral means how hardware behaves determine exact way it works we write using HDL syntax. For complex projects it's better mixed approac

Cache-only memory access model (coma), Cache-Only Memory Access Model (COMA...

Cache-Only Memory Access Model (COMA) As we have discussed previous, shared memory multiprocessor systems may use cache memories with each processor for deducting the execution

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd