Illustration of an instruction cycle, Computer Engineering

Assignment Help:

Q. Illustration of an instruction cycle?

Instruction cycle displayed in given figure comprises subsequent stages:

  • First address of the subsequent instruction is calculated based on size of instruction and memory organisation. For an illustration if in a computer an instruction is of 16 bits in addition if memory is organized as 16-bits words then address of subsequent instruction is calculated by adding one in address of current instruction. If the memory is organized as bytes that can be addressed independently then we need to add two in current instruction address to obtain the address of next instruction to be executed in series.
  • Now the subsequent instruction is obtained from a memory location to CPU registers like Instruction register.
  • Subsequent state decodes instruction to decide the type of operation desired and operands to be used.
  • In case operands need to be obtained from memory or by Input devices then the address of memory location or Input device is evaluated.
  • Now the operand is obtained (or operands are obtained one by one) from memory or read from Input devices.
  • Next the operation asked by instruction is carried out.
  • Ultimately the results are written back to memory or Output devices wherever desired by calculating the address of operand and then transferring values to desired destination.

Please remember that multiple results and multiple operands are allowed in many computers. An illustration of such a case may be an instruction ADD A, B. This instruction needs operand A and B to be obtained. 

In some machines a single instruction can activate an operation to be carried out on an array of numbers or string of characters. Such an operation engages repeated fetch for operands without fetching instruction again which is the instruction cycle loops at operand fetch.

1757_Illustration of an instruction cycle.png


Related Discussions:- Illustration of an instruction cycle

Explain the page stealer and the fault handler, How the Kernel handles both...

How the Kernel handles both the page stealer and the fault handler? The page stealer and the fault handler thrash because of the shortage of the memory. If the sum of the worki

Number conversion, (a) Convert the following number to single precision IEE...

(a) Convert the following number to single precision IEEE 754 based on the procedure described in class and in the notes. Express the result in hexadecimal. Show all your work.

Define data path, Define data path. The registers, the ALU, and the int...

Define data path. The registers, the ALU, and the interconnecting bus are collectively referred to as the data path.

Explain in detail about register transfer language, We have multiple instan...

We have multiple instances in RTL (Register Transfer Language), do you do anything special during synthesis stage? Whereas writing RTL(Register Transfer language),say in Verilo

Identify the main enhancements brought along by tkip, Question: (a) Id...

Question: (a) Identify the four main enhancements brought along by TKIP on WPA to solve the problems in WEP. (b) The term WarDriving has been frequently used while talking

Explain the type of micro-operations, Q. Explain the type of micro-operatio...

Q. Explain the type of micro-operations? Let's first discuss type of micro-operations. Most common micro-operations performed in a digital computer can be categorized into 4 ca

How many lines of address bus used for memory of 2048 bytes, How many lines...

How many lines of address bus must be used to access 2048 bytes of memory when available RAM chips 128 × 8.  How many lines of these will be common to each chip? Ans. AS chips

Define relocatable programs, Relocatable programs? Ans. Relocatable pro...

Relocatable programs? Ans. Relocatable programs can be loaded almost anywhere inside the memory.

What is static timing, What is Static timing a. Delays over all paths a...

What is Static timing a. Delays over all paths are added up. b. All possibilities, including false paths, verified without the need for test vectors. c. Faster than simul

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd