Illustrate working of synchronous counters, Computer Engineering

Assignment Help:

Q. Illustrate working of Synchronous Counters?

The main drawback of ripple counter is delay in changing the value. How? To understand this let's take a case when state of ripple counter is 0111. Now subsequent state will be 1000 that means change in state of all flip-flops. However will it take place concurrently in ripple counter? No first O0 will change then O1, O2 and finally O3. Delay is proportional to length of the counter. Thus to avoid this drawback of ripple counters we use synchronous counters in which all flip-flops change their states simultaneously. Figure below shows 3-bit synchronous counter.

107_Illustrate working of Synchronous Counters.png

Figure: Logic diagram of 3-bit synchronous counter

You can understand the working of this counter by analyzing sequence of states (O0, O1, O2) given in Figure below.

1538_Illustrate working of Synchronous Counters1.png

Figure: Truth table for 3 bit synchronous counter

The operation can be briefed as: -

i)  First flip-flop is complemented in each clock cycle.

ii) Second flip-flop is complemented on occurrence of a clock cycle if current state of first flip-flop is 1.

iii) Third flip-flop is fed by an AND gate which is connected with output of first and second flip-flops. It will be complemented only when first and second flip-flops are in Set State.


Related Discussions:- Illustrate working of synchronous counters

Subprogram to output the result, Input a list of positive numbers (terminat...

Input a list of positive numbers (terminated by 0) into an array. Find the largest number in the array, and into the result. Use a subprogram to input the numbers, a function to fi

What are the pros and cons of on-line documentation, Question 1: You wa...

Question 1: You want to perform the task of setting an alarm on your mobile phone. You can assume that the alarm option is accessible from the main menu of your phone. (a) P

Pros and cons of general purpose register architecture, Q. Pros and Cons of...

Q. Pros and Cons of general purpose register architecture? General Purpose Register Architecture: Pros and Cons Registers can be employed to store variables as it decrea

What are the process states, What are the Process states? By the course...

What are the Process states? By the courses of implementation, processes change state. Status of a process is express by its present activity. Dissimilar practical states of

Forward chaining, Forward Chaining: Now we have suppose we have a set ...

Forward Chaining: Now we have suppose we have a set of axioms that we know are true statements about the world. Whether we set these to each be an initial state of the segoal

Features of hyper-threading, The salient features of hyper threading are: ...

The salient features of hyper threading are: i)  Improved support for multi-threaded code, permitting multiple threads to run concurrently. ii) Response time and improved rea

Explain interface, What is an Interface? An interface is not a class. I...

What is an Interface? An interface is not a class. It is an entity that is explained by the word Interface. An interface has no implementation; it only has the signature or in

Design a half adder, Q. Design a half adder? In half adder inputs are: ...

Q. Design a half adder? In half adder inputs are: The augend let's say 'x' and addend 'y' bits. The outputs are sum 'S' and carry 'C' bits. Logical relationship betwee

What is clearquest, Rational ClearQuest is a change-request management tool...

Rational ClearQuest is a change-request management tool that tracks and handles defects and change requests all through the development process. With ClearQuest, you can manage eac

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd