Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Question:
(a) Comment on the general structure of the IAS Computer, illustrate your answer using a diagram.
(b) (i) Define CPU time.
(a) (ii) A program runs in 10 seconds on a computer A, which has a 100 MHZ clock. A designer has to build a machine B that will run the same program in 6 seconds. The designer has determined that a substantial increase in clock rate is possible, but this will affect the rest of the CPU design, causing machine B to require 1.2 times as many clock cycles as machine A for this program. What clock rate should the designer target?
(c) Explain what is meant by a "bus". Name the two types of buses and give a brief description of both.
(d) Explain with the help of a diagram how to accommodate interrupts in an instruction cycle.
1. (e) In respect of computer disks, explain the terms: (i) Sector, (ii) Track, (iii) Cylinder.
Q. Show the liability of CPU in interrupt cycle? In the interrupt cycle the liability of CPU/Processor is to ensure whether any interrupts have happened checking presence of in
Q. Illustrate what is a ion pair energy? Answer:- Ion energy contains electric charges called protons (+) and neutrons (0) and electrons (-) charges. It's present in an at
Define exception. The term exception is used to transfer to any event that causes an interruption
POSIX is the IEEE's Portable Operating System Interface for Computer Environments. The standard provides compliances criteria for operating system services and is designed to allow
An eight stage ripple counter uses a flip-flop with propagation delay of 75 nanoseconds. The pulse width of the strobe is 50ns. The frequency of the input signal which can be use
What are the primary models of Supply Chain Management? Two Primary models of Supply Chain Management are illustrated below: a. Porter’s Value Chain Model and b. Supply
Q. Example of processor arrangements? !HPF$ PROCESSORS P (10) This initiates a group of 10 abstract processors assigning them combined name P. !HPF$ PROCESSORS Q (4, 4)
Loosely Coupled Systems These systems don't share global memory since shared memory concept increases the problem of memory conflicts, which consecutively slows down the
general computer animation functions
WLS8 handles JMX but it uses weblogic execution of JMX server. It does not supports generalise sun javax API which can be used with any JVM. There are some patches available which
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd