Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Illustrate functional diagram of digital multiplexer. Write the scheme of a 4- input multiplexer using basic gates (AND/OR/NOT) and explain its operation.
Ans:
Multiplexer: Data selector or MUX is a logic circuit selects binary information from one of several input and directs this to a single output line. Selection of the individual input line is controlled through a set of selection lines. Generally there are 2n input lines and respectively n selection lines.
Here 4 inputs that are I1 I0 I2 I3 and two selection line as S0 and S1. Depending on the bit combination of S0 and S1 one of the inputs is moved to the output. Fundamentally there is a decoder circuit along with one input for each bit of information and one OR gate linked to the output. If So, Si = 00, then first AND gate will contain the two inputs as one output will depend upon I0. At similar time outputs of all other AND gates are Zero.
The multiplexer is a combinational circuit that is individual most broadly utilized standard circuit in digital design. This has N select lines 2N inputs and a particular output.
Multiplexer:-
Y = S‾1S‾0 I0 + S‾1S0 I1 + S1S‾0I2 + S1S0 I3
Truth table of 4x1 Mux
Select inputs
Output
S1
S0
Y
0
I0
1
I1
I2
I3
Circuit Diagram of 4 X 1 MUX using basic gate
Add 648 and 487 in BCD code. Ans. In BCD Code, addition of 648 and 487: 6 4 8 = 0 1 1 0 0 1 0 0 1 0 0 0 4 8 7 = 0 1 0 0 1 0 0 0 0 1 1 1 ---------------------
Problem (a) Explain the difference between the real mode and the protected mode in the 80x86 family of processors. (b) The 32-bit physical address 047C:0048 is to be conv
1. The Consultant : A consultant is an experts person who possesses a high level of expertise in the area. He guide and educate the executives regarding establishing the e
Introduction Our research methodology requires gathering relevant data from the specified documents in order to analyze the material and arrive at more complete understanding
Device Drivers in UNIX, MS-DOS and Windows System Though device drivers are in effect add-on modules they are however considered to be part of system because they are closely i
what are the feasibility study of online result management system?
The most common types are the AWARD,AMI, AND phoenix
The slowest sorting procedure is Bubble Sort is the slowest sorting process.
How many address bits are required to represent a 32 K memory ? Ans. 32K = 25 x 210 = 215, Hence 15 address bits are needed; Only 16 bits can address this.
The micro-instruction cycle can comprises two basic cycles: the fetch and execute. Here in the fetch cycle address of micro-instruction is produced and this micro-instruction is pu
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd