Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Q. How can a JFET be used as a constant current source? Explain from the drain characteristics.
As the VDS voltage is increased from 0 to a few volts, the current will increase as determined by ohm's law and the plot of ID versus VDS will appear as shown below.
The relative straightness of the graph reveals that for the region of low voltage level referred to as VP. The depletion region will widen, causing a noticeable reduction in the channel width. The reduced path of conduction causes the resistance to increase and the curve in the graph to occur. The more horizontal the curve the more the resistance, suggesting that the resistance is approaching infinite ohms. If VDS is increased to a level where it appears that the two depletion regions will touch. A condition known as pinch off will result. The level of VDS that establishes this condition is referred to as pinch off voltage. The term pinch off is a misnomer which actually means that the value of ID has become 0 A. this is hardly the case as the ID still maintains a saturation level defined as IDSS. In reality a very narrow channel still exists, with a current of very high density. The fact that ID does not drop off to 0 at pinch-off and maintains a saturation level is verified by the fact : the absence of the drain current would remove the possibility of different potential levels through out the n channel material to establish the varying levels of reverse bias along the p-n junction. The result would be a loss of depletion region distribution that caused pinch off in the first place.
The fact about the constant current IDSS can be used to make a JFET a constant current source as its current value remain constant. The JFET is thus a very versatile device and can be used as a current source with much stabler characteristics than a zener diode current regulator.
Q. Draw the circuit of a common drain FET amplifier and explain. FET amplifier circuit The weak signal is applied between gate and source and amplified output is obtained
Assembly Language Programming In this chapter we will discuss programming in assembly language and machine language. The difference in machine assembly and high
My question about above topic is"what is the use of the of this process" why we do compensation and space charge carrier
explain about signal
Management Process of Balanced Score Card The BSC (Balanced Score Card) proposes four a new management processes which separately and in combination, contributes to linking lo
Parallel Operation of Interconnected Synchronous Generators In order to assure continuity of the power supplywithin prescribed limits of frequency and voltage at all the load p
Assembly Languages ( Second Generation Language) To overcome the difficulty of machine language assembly language was designed. After facing the difficulty of machine
ELECTRICAL STARTER MOTOR This usually consists of a heavy duty, compound wound, DC motor, which draws its electrical supply from an external source. The motor works in conjunc
I want to know latest optimization technique and algorithm for modal reduction and pid controller design
how do you get better at school
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd