How can a jfet be used as a constant current source, Electrical Engineering

Assignment Help:

Q. How can a JFET be used as a constant current source? Explain from the drain characteristics.

As the VDS voltage is increased from 0 to a few volts, the current will increase as determined by ohm's law and the plot of ID versus VDS will appear as shown below.

2258_How can a JFET be used as a constant current source.png


The relative straightness of the graph reveals that for the region of low voltage level referred to as  VP. The depletion region will widen, causing a noticeable reduction in the channel width. The reduced path of conduction causes the resistance to increase and the curve in the graph to occur. The more horizontal the curve the more the resistance, suggesting that the resistance is approaching infinite ohms. If VDS is increased to a level where it appears that the two depletion regions will touch. A condition known as pinch off will result. The level of VDS that establishes this condition is referred to as pinch off voltage. The term pinch off is a misnomer which actually means that the value of ID has become 0 A. this is hardly the case as the ID still maintains a saturation level defined as IDSS. In reality a very narrow channel still exists, with a current of very high density. The fact that ID does not drop off to 0 at pinch-off and maintains a saturation level is verified by the fact : the absence of the drain current would remove the possibility of different potential levels through out the n channel material to establish the varying levels of reverse bias along the p-n junction. The result would be a loss of depletion region distribution that caused pinch off in the first place.

The fact about the constant current IDSS can be used to make a JFET a constant current source as its current value remain constant. The JFET is thus a very versatile device and can be used  as a current source with much stabler characteristics than a zener diode current regulator.


Related Discussions:- How can a jfet be used as a constant current source

Explain different routing plan adopted in a network, Q. Explain different R...

Q. Explain different Routing plan adopted in a Telephone network.  Ans: Hierarchical networks are capable of handling heavy traffic where required, and at the same time us

Estimate the the volume of water in the tank, A conical tank is shown in Fi...

A conical tank is shown in Figure. The tank is filled with water.  Using MATLAB, determine: a.   the volume of water in the tank b.   the weight of the water in the tank.

Semiconductor equations, Semiconductor Equations  The semiconductor e...

Semiconductor Equations  The semiconductor equations that are relating these variables are shown below: Carrier density: n = n i exp (E FN - E i / KT)        (1)

Comparison of induction and dielectric heating , Comparison  of Induction ...

Comparison  of Induction and Dielectric Heating After  studying the induction and  dielectric  heating  followings  points  may consider for  comparison  between  induction an

Commutation in dc machines, Currents induced in armature conductors of a d....

Currents induced in armature conductors of a d.c. generator are alternating. To make their flow unidirectional in the external circuit, we need a commutator. Moreover, these curren

Utilization of electrical energy, Ask question #Discuss the role of load fa...

Ask question #Discuss the role of load factor on the cost of electrical energy 100 words accepted#

Explain the asynchronous up-down counters, Explain the Asynchronous Up-Down...

Explain the Asynchronous Up-Down Counters? In some applications a counter must be able to count both down and up and the circuit below is a 3-bit up-down counter. It counts do

Terminal, Terminal The  oval symbol  show below in  indicate terminal ...

Terminal The  oval symbol  show below in  indicate terminal of the  program.  Usually  words  like START BEGIN  STOP END  are written  in terminal symbol.           START

Draw the logic diagram of the enabled d latch, Q. (a) Draw the logic diagra...

Q. (a) Draw the logic diagram of the enabled D latch using only NAND gates. (b) Complete the timing diagram of Figure (a) of theDlatchwhose block diagram and truth table are giv

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd