Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Q. How are comparisons done in 8086 assembly language?
There is a compare instruction CMP. Though this instruction just sets the flags on comparing two operands (both 16 bits and 8 bits). Compare instruction just subtracts value of source from destination without storing result however setting the flag at the time of the process. Normally only 3 comparisons are more important. These are:
Result of comparison Flag(s) affected
Destination < source Carry flag = 1
Destination = source Zero flag = 1
Destination > source Carry = 0, Zero = 0
Let us look at 3 illustration which show how flags are set when numbers are compared. In illustration 1 BL is less than 10 so carry flag is set. In illustration 2 the zero flag is set since both operands are equal. In illustration 3 the destination (BX) is greater than source so both zero and carry flags are clear.
Example 1:
MOV BL, 02h
CMP BL, 10h; Carry flag = 1
Example 2:
MOV AX, F0F0h
MOV DX, F0F0h
CMP AX, DX; Zero flag = 1
Example 3:
MOV BX, 200H
CMP BX, 0; Zero and Carry flags = 0
A 4-bit synchronous counter uses flip-flops with propagation delay times of 15 ns each. The maximum possible time required for change of state will be ? Ans. 15 ns since in sy
Presumably for heightened tension - first-order logic: As an aside, it's worth pointing out that - presumably for heightened tension - in most Sherlock Holmes books, the m
Q. Illustrate what is a astrophysics? Answer:- Examine of galaxies, stars and the creation of the universe including predictions about how it will proceed from here.
Hyper cube or multidimensional cube forms the core of OLAP system. This having of measures which are arranged according to dimensions. Hyper cube Meta data is formed by star or sno
State the datatypes of Verilog Verilog. Compared to VHDL, Verilog data types are very simple, easy to use and very much geared towards modeling hardware structure as opposed to
pebbles merchant
What are the components of I-way Infrastructure? There are three mechanism of the I-way infrastructure: Consumer access equipment Local on-Ramps Global informa
Traffic Capacity is given by? Traffic Capacity = Switching capacity × Theoretical maximum load.
Q. Show Organisation of Clos network? Clos network: This network was designed by Clos (1953). It's a non-blocking network and offers full connectivity similar to crossbar netw
Which TTL logic gate is used for wired ANDing ? Ans. Open collector output, TTL logic gate is used.
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd