Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Q. Athree-phase, 60-Hz substation bus supplies two wye-connected loads that are connected in parallel through a three-phase feeder that has a per phase impedance of 0.5 + j2 . Load 1 draws 50 kW at 0.866 lagging PF, and load 2 draws 36 kVA at 0.9 leading PF. If the line-to-line voltage at the load terminals is 460 V, find the following:
(a) Total line current flowing through the feeder.
(b) Per-phase impedance of each load.
(c) Line-to-line voltage at the substation bus.
(d) Total real and reactive power delivered by the bus.
A circular ring of magnetic material has a mean length of 1m and a cross sectional area of .001m^2.A sawcut of 5mm width is made in the ring . calculate the magnetizing current req
Question: (a) The piecewise linear approximation given in Figure is assumed for the diode in the circuit shown in Figure. Evaluate the diode current ID. (b) The piecew
Q. A 6 - pole, DC armature with 36 slots and 2 coil - slides/slot is to be wave wound (double layer). Calculate the back pitch, front - pitch and commentator pitch. How many dumm
write assignment on thevenin theorem
Ask questertion #Minimum 100 words accepted#
Q. How can a JFET be used as a constant current source? Explain from the drain characteristics. As the VDS voltage is increased from 0 to a few volts, the current will increase
Binary Multiplication Multiplication can be seen as multiple additions. For example if we have to multiple 4 and 8 we can 8, 4 time to get the solution. Actually this conc
Q. Define Power-Supply Rejection Ratio? An op amp's ability to disregard changes in power-supply voltage is measured by the power- supply rejection ratio (PSRR), which is speci
why we plot graph to find bandwidth is drawn b/w av/avmax v/s frequency not av v/s frequency?
Q. Draw the logic diagram of an SR latch using only NAND gates, and obtain the truth table for that implementation.
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd