Find the per-unit voltage regulation, Electrical Engineering

Assignment Help:

Q. A single-phase, 3-kVA, 220:110-V, 60-Hz transformer has a high-voltage winding resistance of 0.3 , a low-voltage winding resistance of 0.06 , a leakage reactance of 0.8  on its high voltage side, and a leakage reactance of 0.2 on its low-voltage side. The core loss at rated voltage is 45 W, and the copper loss at rated load is 100W. Neglect the exciting current of the transformer. Find the per-unit voltage regulation when the transformer is supplying full load at 110 V and 0.9 lagging power factor.


Related Discussions:- Find the per-unit voltage regulation

Project, electrical project produse eneargy desingn

electrical project produse eneargy desingn

Explain about for loop construct, Q. Explain about For Loop Construct? ...

Q. Explain about For Loop Construct? The loop build causes the for loop to be splitted into portions and portions shared amongst threads in team. The syntax of loop construct

What are the functional types used in control words of 8251a, What are the ...

What are the functional types used in control words of 8251a? The control words of 8251A are divided into two functional types. 1. Mode Instruction control word 2. Comman

Explain the term assembler directives, Explain the term assembler directive...

Explain the term assembler directives. An assembler directive is a statement to provide direction to the assembler to execute the task of assembly process. These assembler dire

Determine the disadvantages of GPS system, Determine the disadvantages of G...

Determine the disadvantages of GPS system -  Maps not up to date hence instructed to carry out an incorrect manoeuvre (for example turn into a road that no longer exists) -

Chemistry, Explain the construction and working of a calomel electrode?

Explain the construction and working of a calomel electrode?

Where does the real mode on the cpu come from, The original 8086, which onl...

The original 8086, which only had 1 MB of memory. This megabyte is dividing into low memory for IRQ tables, application memory and high memory.

1 to 8 demux, hello... i want to design a 1 to 8 demux with 4bit inputs and...

hello... i want to design a 1 to 8 demux with 4bit inputs and output. but i dont know the architecture in gate level. please help me... in fact, i need the architecture in gate lev

Game theory, an example and code for bargaining problem

an example and code for bargaining problem

Explain the nand gates - microprocessor, Explain the NAND Gates - Microproc...

Explain the NAND Gates - Microprocessor? The NAND GATE is a AND gate with the output inverted. Consequently the outputs of a NAND gate would be the opposites of the outputs of a A

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd