Explain output ce characteristics, Electrical Engineering

Assignment Help:

Q. Explain output CE characteristics?

1. In the active region ic increases slowly as Vce increases. The slope of the curved is greater than the CB output characteristics. In common emitter output characteristics the input current characteristics is constant,i.e ib is constant, but current Vc increases with Vce.

2. When Vce falls below a few tenth of a volt ,Ic decreases this occurs as Vce drops below the value of Vbe; the collector base junction then becomes forward-biased. In this region both junctions of the transistor are forward biased. The transistor is working in the saturated region. It is called saturation region because the current Ic no longer depends upon the input current Ib.

3. In the active region ,the collector current is ?dc times greater than the base current. Thus, small input current,Ib produces a large output current Ic.

4. The collector current is not zero when Ib is zero. It has a value of Iceo, the reverse leakage current. The current Iceo is related with. Icbo by the eqn

                                  Iceo = 1/(1-Idc)*Icbo

                                               Or

                                  Iceo = (1+?dc)Icbo


Related Discussions:- Explain output ce characteristics

Find the hysteresis loss in watts, Q. A sample of iron having a volume of 2...

Q. A sample of iron having a volume of 20 cm is subjected to a magnetizing force varying sinusoidally at a frequency of 400 Hz. The area of the hysteresis loop is found to be 80 cm

Dc machines, importance of critical speed in dc generator

importance of critical speed in dc generator

Explain about address structure, Q. Explain about Address Structure? A...

Q. Explain about Address Structure? Address Structure: ISDN address structure is illustrated in figure. ISDN number part has a maximum of 15 digits and ISDN sub address part

Determine the power delivered to the delta-connected load, Q. A balanced de...

Q. A balanced delta-connected load with a per-phase impedance of 30+j10  is connected in parallel with a balanced wye-connected load with a per phase impedance of 40-j10 . This l

Draw a schematic diagram of transformer connections, Q. Three single-phase,...

Q. Three single-phase, 10-kVA, 2400/120-V, 60- Hz transformers are connected to form a three- phase, 4160/208-V transformer bank. Each of the single-phase transformers has an equiv

Management process of balanced score card, Management Process of Balanced S...

Management Process of Balanced Score Card The BSC (Balanced Score Card) proposes four a new management processes which separately and in combination, contributes to linking lo

Interpret the assembly output of the lc - 3 compilers, Interpret the Assemb...

Interpret the Assembly Output of the LC - 3 Compilers Goals to understand the stack convention of the LC3 compiler: How the stack pointer and frame pointer are managed

Explain about the typical embedded system hardware unit, Explain about the ...

Explain about the typical embedded system hardware unit. Typical Embedded System Hardware Unit: Program Flow and data path Control Unit (CU): comprises a fetch unit for fetc

Show balanced three-phase loads, Q. Show Balanced three-phase loads? Th...

Q. Show Balanced three-phase loads? Three-phase loads can be connected in either wye (also known as star or Y) or delta (otherwise known as mesh or ). If the load impedances i

compute the cavity , Consider the optical cavity shown below. (...

Consider the optical cavity shown below. (a) Compute the photon lifetime. (b) Compute the cavity Q (assume that the wavelength region of interest is 500nm). (c) Su

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd