Explain instruction level of parallel processing, Computer Engineering

Assignment Help:

Instruction Level

It refers to condition where different instructions of a program are implemented by different processing elements. Most processors have various execution units and can implement various instructions (generally machine level) at the same time. Good compilers may reorder instructions to make the most of instruction throughput. Often a processor itself is able to do this. Current processors even parallelize execution of micro steps of instructions within the same pipe. The initial use of instruction level parallelism in designing PE's to improve processing pace is pipelining.  Pipelining was broadly used in early 'Reduced Instruction Set Computer (RISC).'  After RISC, super scalar processors were created which execute multiple instructions in single clock cycle.  The super scalar processor design uses the parallelism available at instruction level by improving number of arithmetic and functional units in PE's.  The idea of instruction level parallelism was further edited and applied in design of Very Large Instruction Word (VLIW) processor, in which one instruction word encodes more than one operation.  The concept of implementing some instructions of a program in parallel by scheduling them on a single processor has been a key driving force in the design of current processors.

 

 


Related Discussions:- Explain instruction level of parallel processing

Data types done between abap/4 & external level, How is conversion of data ...

How is conversion of data types done between ABAP/4 & external level? Conversion among the external layer and the ABAP/4 layer is completed in the SAP dialog manager DYNP.

Show the main drawback of cav disk, Q. Show the main drawback of CAV disk? ...

Q. Show the main drawback of CAV disk? The main drawback of CAV disk is that a lot of storage space is wasted because longer outer tracks are storing data only equal to the sho

The information on the current screen, How do you find the information on t...

How do you find the information on the current screen? The information on the present screen can be found by SYSTEM ? STATUS command from any menu.

Branch (control) hazards in computer architecture, Branch (control) hazards...

Branch (control) hazards in computer architecture : Branching hazards (also called control hazards) take place when the processor is told to branch -for example, if a defin

Rcr, how to rotate shift right

how to rotate shift right

We cannot use append structures why, If a table that is to be extended cont...

If a table that is to be extended contains a long field, we cannot use append structures why? Long fields in a table must always be located in the last, as the last field of th

Define superscalar processors, In scalar processors just one instruction is...

In scalar processors just one instruction is implemented per cycle which means just one instruction is issued for each cycle and only that one instruction is completed however the

Design a model for object oriented development, Design a model for object o...

Design a model for object oriented development The model for object oriented development could be shown as in Figure. It could be classified as dynamic / static and physical /

What is clearquest, Rational ClearQuest is a change-request management tool...

Rational ClearQuest is a change-request management tool that tracks and handles defects and change requests all through the development process. With ClearQuest, you can manage eac

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd