Explain frequency division multiplexing, Computer Engineering

Assignment Help:

Explain FDM and show how CCITT standards help in building the base band?

Frequency Division Multiplexing: This is the process of combining some information channels through shifting their signals to various frequency groups in the spectrum therefore they can be transmitted simultaneously over common transmission service.

The bandwidth of a telephone speech signal is quite less than 4 kHz. Where, the available bandwidth on unloaded cables pair is fine above 100 kHz. Therefore this is possible, by using modulation techniques, for divide up the cable bandwidth then a number of telephone speech paths can be carried at the same time along a single cable pair. The normal arrangement contains 24 telephone channels per cable pair, the modulation in 24 channels being carried out within the two stages. In the primary stage, 12 channels are multiplexed together to form that is commonly termed as a basic group. This basic group arrangement is demonstrated in figure. Each of the 12 telephone signals are single side-band amplitude modulated on to carriers spaced at 4 kHz intervals 64 kHz to 108 kHz. The lower side-band (LSB) is utilized in every case. The 12 base-band signals are thus translated in the frequency band from 60 kHz 108 kHz as demonstrated. The block diagram for the channel translating equipment is specified in figure. To form a 24-channel system, to basic groups are occupied together. One basic group (B) is transmitted directly as this stands. Another basic group (A) is amplitude modulated on to a carrier are 120 kHz and the lower side-band is occupied such as to take the frequency range from 12 kHz to 60 kHz as demonstrated in figure. by using two stages of modulation for basic group A, this is possible to decrease the physical size of the component needed for the LSB filters of the figure, because the lowest cut- off frequency needed is at 64 kHz quite than 12 kHz when the whole block of 24 channels were assembled together in one stage of modulation.

855_Basic Group Arrangement.png

FIG - Basic Group Arrangement

1635_Channel Translating Equipment.png

FIG - Channel Translating Equipment


Related Discussions:- Explain frequency division multiplexing

Binary resolution - artificial intelligence, Binary Resolution: We look...

Binary Resolution: We looked at unit resolution (a propositional inference law) in the last lecture: A ∨ B,   ¬B /A We may have this a bit further to propositional bin

Determine the workarounds in multiple inheritances, What are several issues...

What are several issues for selecting best workarounds in multiple inheritances? Some restrictions methods are used. Use two approaches of delegations, which is an implementati

Multiple assign statements targeting the same wire, What logic is inferred ...

What logic is inferred when there are multiple assign statements targeting the same wire? It's illegal to specify multiple assign statements to the same wire in a synthesizable

Show the programmes for parallel systems, Q. Show the Programmes for Parall...

Q. Show the Programmes for Parallel Systems? Adding elements of an array using two processor      int sum, A[ n] ;  //shared variables

Elaborate the memory devices - semiconductor memory, Elaborate the memory ...

Elaborate the memory devices  - Semiconductor memory All of the memory used as main store in a modern computer is applied as semiconductors fabricated on wafers of silicon. Sem

DLD, Construction of j-k using 4-bit shift register

Construction of j-k using 4-bit shift register

What does a socket having of, The combination of an IP address and a port n...

The combination of an IP address and a port number is known as a socket.

Describe about remote-load latency problem, Q. Describe about Remote-load L...

Q. Describe about Remote-load Latency Problem? When one processor requires some remote loading of data from other nodes then processor has to wait for these two remote load ope

How do we synthesize verilog into gates with synopsys, How do we synthesize...

How do we synthesize Verilog into gates with Synopsys?  The answer can, of course, occupy various lifetimes to completely answer.. BUT.. a straight-forward Verilog module can b

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd