Explain common collector configuration, Electrical Engineering

Assignment Help:

Q. Explain common collector configuration?

It is called the common-collector configuration because (ignoring the power supply battery) both the signal source and the load share the collector lead as a common connection point:

1952_Explain common collector configuration.png

Since the emitter lead of a transistor is the one handling the most current (the sum of base and collector currents, since base and collector currents always mesh together to form the emitter current), it would be reasonable to presume that this amplifier will have a very large current gain .the current gain for a common-collector amplifier is quite large, larger than any other transistor amplifier configuration.

638_Explain common collector configuration1.png



conditions where the transistor is conducting. Cutoff occurs at input voltages below 0.7 volts, and saturation at input voltages in excess of battery (supply) voltage plus 0.7 volts. Because of this behavior, the common-collector amplifier circuit is also known as the voltage-follower or emitter-follower amplifier. This amplifier configuration has a voltage gain of slightly less than 1In the common-collector configuration, though, the load is situated in series with the emitter, and thus its current is equal to the emitter current. With the emitter carrying collector current and base current, the load in this type of amplifier has all the current of the collector running through it plus the input current of the base. This yields a current gain of ? plus 1:

2119_Explain common collector configuration2.png


Related Discussions:- Explain common collector configuration

What is extended data output ram, What is extended data output RAM? EDO...

What is extended data output RAM? EDO RAM: A slight modification to the DRAM structure changes the device in an EDO (extended data output) DRAM device. Inside the EDO memory, a

Show a block diagram of a 4-bit, Q. Show a block diagram of a 4-bit, parall...

Q. Show a block diagram of a 4-bit, parallel-input shift-right register and briefly explain its operation.

Explain negative test cases for testing mobile phones, Negative test cases...

Negative test cases for testing mobile phones are: 1.taking out the SIM card and made a call  2. by invalid phone number 3. Made a call at which there is no tower signa

Define the two stages rc coupled amplifier, a. With neat circuit diagram an...

a. With neat circuit diagram and frequency response curve define the two stages RC coupled amplifier. What are its benefits and applications? b. Sketch ideal and the actual resp

Sign flag - sub subtract instruction , Sign flag Since D 7  bit in ...

Sign flag Since D 7  bit in the  results is 0sign flag is reset. This also  shown that the results is positive.

Calculate maximum reactive power the generator can produce, A 3-phase, wye-...

A 3-phase, wye-connected, 11.8 kV, 100 MVA turbo- generator of 0.8 power factor lagging has a synchronous reactance of 2.0 p.u. on rating. The generator is driven by a steam turbin

Fixed voltage regulators, Q. Fixed Voltage Regulators ? Positive voltag...

Q. Fixed Voltage Regulators ? Positive voltage regulator series with seven voltage options - IC 7800 Series  The 7800 series consists of three - terminal positive volta

Find a state-variable formulation, Consider a system described by the coupl...

Consider a system described by the coupled difference equation y(k + 2) - ν(k) = 0 ν(k + 1) + y(k + 1) = u(k) where u(k) is the system input. (a) Find a state-variable

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd